Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 8461027aab196b6345e82975c611b91bb28942af / . / configs / ls1012aqds_qspi_defconfig
blob: 454d669724ada8705e5bc54ca03ea1153f12c925 [file] [log] [blame]
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AQDS=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]3CONFIG_SYS_TEXT_BASE=0x40100000
Ashish Kumar17f36a22020-04-29 17:42:03 +0530[diff] [blame]4CONFIG_ENV_SIZE=0x2000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_OFFSET=0x300000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x40000
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]8CONFIG_FSL_LS_PPA=y
9CONFIG_QSPI_AHB_INIT=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]10CONFIG_NR_DRAM_BANKS=2
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame^]11CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-qds"
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]12CONFIG_AHCI=y
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]13CONFIG_DISTRO_DEFAULTS=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]14# CONFIG_SYS_MALLOC_F is not set
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]15CONFIG_FIT_VERBOSE=y
16CONFIG_OF_BOARD_SETUP=y
17CONFIG_OF_STDOUT_VIA_ALIAS=y
18CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
Tom Rini0d130ad2016-06-27 22:40:17 -0400[diff] [blame]19CONFIG_QSPI_BOOT=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]20CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]21CONFIG_USE_BOOTARGS=y
22CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
Tom Rini732aa4a2018-02-10 16:54:38 -0500[diff] [blame]23# CONFIG_USE_BOOTCOMMAND is not set
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]24CONFIG_MISC_INIT_R=y
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]25# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]26CONFIG_DISPLAY_BOARDINFO_LATE=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]27CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]28CONFIG_CMD_EEPROM=y
Tom Rini32c75d62020-05-26 15:06:18 -0400[diff] [blame]29CONFIG_CMD_MEMINFO=y
Mario Six00518992018-03-28 14:38:14 +0200[diff] [blame]30CONFIG_CMD_MEMTEST=y
Ashok Reddy Soma41e8edf2020-05-04 15:26:21 +0200[diff] [blame]31CONFIG_SYS_MEMTEST_START=0x80000000
32CONFIG_SYS_MEMTEST_END=0x9fffffff
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]33CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]34CONFIG_CMD_I2C=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]35CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]36CONFIG_CMD_PCI=y
Patrick Delaunay5a6b52b2019-02-27 15:20:37 +0100[diff] [blame]37CONFIG_CMD_SPI=y
Patrick Delaunay5a6b52b2019-02-27 15:20:37 +0100[diff] [blame]38CONFIG_DEFAULT_SPI_BUS=1
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame]39CONFIG_CMD_USB=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]40# CONFIG_CMD_SETEXPR is not set
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]41CONFIG_CMD_CACHE=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]42CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]43CONFIG_ENV_IS_IN_SPI_FLASH=y
Patrick Delaunayf8e932e2019-02-27 15:20:38 +0100[diff] [blame]44CONFIG_USE_ENV_SPI_BUS=y
45CONFIG_ENV_SPI_BUS=0
46CONFIG_USE_ENV_SPI_MAX_HZ=y
47CONFIG_ENV_SPI_MAX_HZ=1000000
48CONFIG_USE_ENV_SPI_MODE=y
49CONFIG_ENV_SPI_MODE=0x03
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]50CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]51CONFIG_NET_RANDOM_ETHADDR=y
52CONFIG_DM=y
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +0200[diff] [blame]53CONFIG_SCSI_AHCI=y
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]54CONFIG_SATA_CEVA=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]55CONFIG_DM_I2C=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]56CONFIG_DM_MMC=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]57CONFIG_FSL_ESDHC=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]58CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]59CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]60CONFIG_SF_DEFAULT_BUS=1
61CONFIG_SF_DEFAULT_MODE=0
62CONFIG_SF_DEFAULT_SPEED=10000000
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]63# CONFIG_SPI_FLASH_BAR is not set
Kuldeep Singh78f28822020-05-12 14:31:07 +0530[diff] [blame]64CONFIG_SPI_FLASH_SPANSION=y
Ashish Kumar3c2065d2018-06-26 14:48:30 +0530[diff] [blame]65# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]66CONFIG_FSL_PFE=y
Calvin Johnson0e6101a2018-03-08 15:30:35 +0530[diff] [blame]67CONFIG_DM_ETH=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]68CONFIG_E1000=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]69CONFIG_PCI=y
70CONFIG_DM_PCI=y
71CONFIG_DM_PCI_COMPAT=y
Hou Zhiqiang02f1f062020-07-09 23:31:42 +0800[diff] [blame]72CONFIG_PCIE_LAYERSCAPE_RC=y
Tom Rini6bd3b142020-02-06 13:42:52 -0500[diff] [blame]73CONFIG_DM_RTC=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]74CONFIG_SCSI=y
Tom Rinid9669f12018-08-07 21:40:14 -0400[diff] [blame]75CONFIG_DM_SCSI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]76CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]77CONFIG_SPI=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]78CONFIG_DM_SPI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]79CONFIG_FSL_DSPI=y
Ashish Kumar820fa952019-05-31 16:03:28 +0530[diff] [blame]80CONFIG_FSL_QSPI=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]81CONFIG_USB=y
Tang Yuantian67df7de2016-12-27 10:24:45 +0800[diff] [blame]82CONFIG_DM_USB=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]83CONFIG_USB_XHCI_HCD=y
84CONFIG_USB_XHCI_DWC3=y