Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bd7bffe0dce5731ec306107302044a3826da6010 / . / configs / ls1012aqds_qspi_defconfig
blob: f9e4f5ea752d6b9d298041cc2473b5d7762a31d8 [file] [log] [blame]
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1012AQDS=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]3CONFIG_FSL_LS_PPA=y
Masahiro Yamada74f09b82016-12-07 22:10:25 +0900[diff] [blame]4CONFIG_QSPI_AHB_INIT=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]5CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1012a-qds"
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]6# CONFIG_SYS_MALLOC_F is not set
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]7CONFIG_FIT_VERBOSE=y
8CONFIG_OF_BOARD_SETUP=y
9CONFIG_OF_STDOUT_VIA_ALIAS=y
10CONFIG_SYS_EXTRA_OPTIONS="QSPI_BOOT"
Tom Rini0d130ad2016-06-27 22:40:17 -0400[diff] [blame]11CONFIG_QSPI_BOOT=y
Simon Glass3b21fdd2017-07-23 21:19:45 -0600[diff] [blame]12CONFIG_ENV_IS_IN_SPI_FLASH=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]13CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame^]14CONFIG_USE_BOOTARGS=y
15CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]16# CONFIG_DISPLAY_BOARDINFO is not set
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]17CONFIG_HUSH_PARSER=y
18CONFIG_CMD_GREPENV=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]19CONFIG_CMD_EEPROM=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]20CONFIG_CMD_GPT=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]21CONFIG_CMD_MMC=y
22CONFIG_CMD_SF=y
23CONFIG_CMD_I2C=y
24CONFIG_CMD_USB=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]25CONFIG_CMD_PCI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]26# CONFIG_CMD_SETEXPR is not set
27CONFIG_CMD_DHCP=y
28CONFIG_CMD_MII=y
29CONFIG_CMD_PING=y
30CONFIG_CMD_CACHE=y
Chris Packham3e257df2017-04-29 15:20:28 +1200[diff] [blame]31CONFIG_CMD_DATE=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]32CONFIG_CMD_EXT2=y
33CONFIG_CMD_FAT=y
Simon Glassc5b0f432017-08-04 16:34:44 -0600[diff] [blame]34CONFIG_CMD_SCSI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]35CONFIG_OF_CONTROL=y
36CONFIG_NET_RANDOM_ETHADDR=y
37CONFIG_DM=y
Tom Rinice34f5d2017-07-24 21:10:06 -0400[diff] [blame]38# CONFIG_BLK is not set
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]39CONFIG_DM_MMC=y
40# CONFIG_DM_MMC_OPS is not set
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]41CONFIG_DM_SPI_FLASH=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]42CONFIG_SPI_FLASH=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]43CONFIG_NETDEVICES=y
44CONFIG_E1000=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]45CONFIG_PCI=y
46CONFIG_DM_PCI=y
47CONFIG_DM_PCI_COMPAT=y
48CONFIG_PCIE_LAYERSCAPE=y
Tom Rinie791a022017-08-11 11:20:19 -0400[diff] [blame]49CONFIG_SCSI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]50CONFIG_SYS_NS16550=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]51CONFIG_DM_SPI=y
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530[diff] [blame]52CONFIG_FSL_DSPI=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]53CONFIG_USB=y
Tang Yuantian67df7de2016-12-27 10:24:45 +0800[diff] [blame]54CONFIG_DM_USB=y
Tom Rinifaffdfd2016-06-06 10:04:58 -0400[diff] [blame]55CONFIG_USB_XHCI_HCD=y
56CONFIG_USB_XHCI_DWC3=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]57CONFIG_USB_STORAGE=y