blob: 1ed72d34a74a3c0528100e4e85316687a547d800 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Marek Vasut3ef6d082017-10-08 20:41:18 +02002/*
3 * board/renesas/draak/draak.c
4 * This file is Draak board support.
5 *
6 * Copyright (C) 2017 Marek Vasut <marek.vasut+renesas@gmail.com>
Marek Vasut3ef6d082017-10-08 20:41:18 +02007 */
8
9#include <common.h>
Simon Glassafb02152019-12-28 10:45:01 -070010#include <cpu_func.h>
Simon Glassf11478f2019-12-28 10:45:07 -070011#include <hang.h>
Simon Glass97589732020-05-10 11:40:02 -060012#include <init.h>
Marek Vasut3ef6d082017-10-08 20:41:18 +020013#include <malloc.h>
14#include <netdev.h>
15#include <dm.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060016#include <asm/global_data.h>
Marek Vasut3ef6d082017-10-08 20:41:18 +020017#include <dm/platform_data/serial_sh.h>
18#include <asm/processor.h>
19#include <asm/mach-types.h>
20#include <asm/io.h>
Simon Glass4dcacfc2020-05-10 11:40:13 -060021#include <linux/bitops.h>
Marek Vasut3ef6d082017-10-08 20:41:18 +020022#include <linux/errno.h>
23#include <asm/arch/sys_proto.h>
24#include <asm/gpio.h>
25#include <asm/arch/gpio.h>
26#include <asm/arch/rmobile.h>
27#include <asm/arch/rcar-mstp.h>
28#include <asm/arch/sh_sdhi.h>
29#include <i2c.h>
30#include <mmc.h>
31
32DECLARE_GLOBAL_DATA_PTR;
33
Marek Vasut3ef6d082017-10-08 20:41:18 +020034#define GSX_MSTP112 BIT(12) /* 3DG */
Marek Vasut3ef6d082017-10-08 20:41:18 +020035#define SCIF2_MSTP310 BIT(10) /* SCIF2 */
36#define DVFS_MSTP926 BIT(26)
37#define HSUSB_MSTP704 BIT(4) /* HSUSB */
38
39int board_early_init_f(void)
40{
Tom Rini52b2e262021-08-18 23:12:24 -040041#if CONFIG_IS_ENABLED(SYS_I2C_LEGACY) && defined(CONFIG_SYS_I2C_SH)
Marek Vasut3ef6d082017-10-08 20:41:18 +020042 /* DVFS for reset */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090043 mstp_clrbits_le32(SMSTPCR9, SMSTPCR9, DVFS_MSTP926);
Marek Vasut3ef6d082017-10-08 20:41:18 +020044#endif
45 return 0;
46}
47
Marek Vasut3ef6d082017-10-08 20:41:18 +020048/* HSUSB block registers */
49#define HSUSB_REG_LPSTS 0xE6590102
50#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
51#define HSUSB_REG_UGCTRL2 0xE6590184
52#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
53#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
54
55int board_init(void)
56{
Marek Vasut3ef6d082017-10-08 20:41:18 +020057 /* USB1 pull-up */
58 setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
59
60 /* Configure the HSUSB block */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090061 mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
Marek Vasut3ef6d082017-10-08 20:41:18 +020062 /* Choice USB0SEL */
63 clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
64 HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
65 /* low power status */
66 setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
67
68 return 0;
69}