blob: 567e7f2a00780c2553fdeaedbc6235e5174b0985 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Vikas Manocha1b51c932016-02-11 15:47:20 -08002/*
Patrice Chotard789ee0e2017-10-23 09:53:58 +02003 * Copyright (C) 2016, STMicroelectronics - All Rights Reserved
4 * Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
Vikas Manocha1b51c932016-02-11 15:47:20 -08005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
Vikas Manocha1b51c932016-02-11 15:47:20 -080010#define CONFIG_SYS_FLASH_BASE 0x08000000
11#define CONFIG_SYS_INIT_SP_ADDR 0x20050000
Vikas Manocha50218ae2017-05-28 12:55:10 -070012
13#ifdef CONFIG_SUPPORT_SPL
Vikas Manochaf0e32c02017-05-28 12:55:14 -070014#define CONFIG_SYS_LOAD_ADDR 0x08008000
Vikas Manocha50218ae2017-05-28 12:55:10 -070015#else
Vikas Manochaf0e32c02017-05-28 12:55:14 -070016#define CONFIG_SYS_LOAD_ADDR 0xC0400000
17#define CONFIG_LOADADDR 0xC0400000
Vikas Manocha50218ae2017-05-28 12:55:10 -070018#endif
Vikas Manocha1b51c932016-02-11 15:47:20 -080019
Vikas Manocha1b51c932016-02-11 15:47:20 -080020/*
21 * Configuration of the external SDRAM memory
22 */
23#define CONFIG_NR_DRAM_BANKS 1
Vikas Manocha1b51c932016-02-11 15:47:20 -080024
Vikas Manocha49408022016-03-09 15:18:14 -080025#define CONFIG_SYS_MAX_FLASH_SECT 8
26#define CONFIG_SYS_MAX_FLASH_BANKS 1
Vikas Manocha1b51c932016-02-11 15:47:20 -080027
Vikas Manocha1b51c932016-02-11 15:47:20 -080028#define CONFIG_ENV_SIZE (8 << 10)
29
Vikas Manocha49408022016-03-09 15:18:14 -080030#define CONFIG_STM32_FLASH
Vikas Manocha1b51c932016-02-11 15:47:20 -080031
Michael Kurz812962b2017-01-22 16:04:27 +010032#define CONFIG_DW_GMAC_DEFAULT_DMA_PBL (8)
33#define CONFIG_DW_ALTDESCRIPTOR
34#define CONFIG_MII
Michael Kurz2c5a22f2017-01-22 16:04:29 +010035#define CONFIG_PHY_SMSC
Michael Kurz812962b2017-01-22 16:04:27 +010036
Toshifumi NISHINAGA65bfb9c2016-07-08 01:02:24 +090037#define CONFIG_SYS_CLK_FREQ 200000000 /* 200 MHz */
Vikas Manocha1b51c932016-02-11 15:47:20 -080038#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer is clocked at 1MHz */
39
40#define CONFIG_CMDLINE_TAG
41#define CONFIG_SETUP_MEMORY_TAGS
42#define CONFIG_INITRD_TAG
43#define CONFIG_REVISION_TAG
44
45#define CONFIG_SYS_CBSIZE 1024
Vikas Manocha1b51c932016-02-11 15:47:20 -080046
Michael Kurz812962b2017-01-22 16:04:27 +010047#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
Vikas Manocha1b51c932016-02-11 15:47:20 -080048
Vikas Manocha1b51c932016-02-11 15:47:20 -080049#define CONFIG_BOOTCOMMAND \
50 "run bootcmd_romfs"
51
52#define CONFIG_EXTRA_ENV_SETTINGS \
53 "bootargs_romfs=uclinux.physaddr=0x08180000 root=/dev/mtdblock0\0" \
54 "bootcmd_romfs=setenv bootargs ${bootargs} ${bootargs_romfs};" \
55 "bootm 0x08044000 - 0x08042000\0"
56
Vikas Manocha1b51c932016-02-11 15:47:20 -080057
58/*
59 * Command line configuration.
60 */
Vikas Manocha1a1e2752017-03-27 13:02:45 -070061#define CONFIG_CMD_CACHE
Vikas Manocha9c7573e2017-04-10 15:03:00 -070062#define CONFIG_BOARD_LATE_INIT
Vikas Manochad7a80fc2017-04-10 15:03:02 -070063#define CONFIG_DISPLAY_BOARDINFO
Vikas Manocha50218ae2017-05-28 12:55:10 -070064
65/* For SPL */
66#ifdef CONFIG_SUPPORT_SPL
67#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
Vikas Manocha50218ae2017-05-28 12:55:10 -070068#define CONFIG_SPL_TEXT_BASE CONFIG_SYS_FLASH_BASE
69#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
70#define CONFIG_SYS_SPL_LEN 0x00008000
Vikas Manochaf0e32c02017-05-28 12:55:14 -070071#define CONFIG_SYS_UBOOT_START 0x080083FD
Vikas Manocha50218ae2017-05-28 12:55:10 -070072#define CONFIG_SYS_UBOOT_BASE (CONFIG_SYS_FLASH_BASE + \
73 CONFIG_SYS_SPL_LEN)
Vikas Manochab785bb42017-05-28 12:55:13 -070074
Vikas Manochab785bb42017-05-28 12:55:13 -070075/* DT blob (fdt) address */
Vikas Manochab785bb42017-05-28 12:55:13 -070076#define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \
77 0x1C0000)
Vikas Manocha50218ae2017-05-28 12:55:10 -070078#endif
79/* For SPL ends */
80
yannick fertre030af822018-03-02 15:59:28 +010081/* For splashcreen */
82#ifdef CONFIG_DM_VIDEO
83#define CONFIG_VIDEO_BMP_RLE8
84#define CONFIG_BMP_16BPP
85#define CONFIG_BMP_24BPP
86#define CONFIG_BMP_32BPP
87#define CONFIG_SPLASH_SCREEN
88#define CONFIG_SPLASH_SCREEN_ALIGN
89#endif
90
Vikas Manocha1b51c932016-02-11 15:47:20 -080091#endif /* __CONFIG_H */