blob: 1677aafad03bb12cb0bbaa138e1217ec01d25ace [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Ian Campbell6efe3692014-05-05 11:52:26 +01002/*
3 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
4 *
5 * (C) Copyright 2007-2011
6 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
7 * Tom Cubie <tangliang@allwinnertech.com>
8 *
9 * Configuration settings for the Allwinner sunxi series of boards.
Ian Campbell6efe3692014-05-05 11:52:26 +010010 */
11
12#ifndef _SUNXI_COMMON_CONFIG_H
13#define _SUNXI_COMMON_CONFIG_H
14
Hans de Goede22a1a532015-09-13 17:29:33 +020015#include <asm/arch/cpu.h>
Hans de Goeded241ecf2015-05-19 22:12:31 +020016#include <linux/stringify.h>
17
Ian Campbell6efe3692014-05-05 11:52:26 +010018/* Serial & console */
Ian Campbell6efe3692014-05-05 11:52:26 +010019/* ns16550 reg in the low bits of cpu reg */
Icenowy Zhengb00ef022022-01-29 10:23:06 -050020#ifdef CONFIG_MACH_SUNIV
21/* suniv doesn't have apb2 and uart is connected to apb1 */
Tom Rinidf6a2152022-11-16 13:10:28 -050022#define CFG_SYS_NS16550_CLK 100000000
Icenowy Zhengb00ef022022-01-29 10:23:06 -050023#else
Tom Rinidf6a2152022-11-16 13:10:28 -050024#define CFG_SYS_NS16550_CLK 24000000
Icenowy Zhengb00ef022022-01-29 10:23:06 -050025#endif
Thomas Chou00ad1f02015-11-19 21:48:13 +080026#ifndef CONFIG_DM_SERIAL
Tom Rinidf6a2152022-11-16 13:10:28 -050027# define CFG_SYS_NS16550_COM1 SUNXI_UART0_BASE
28# define CFG_SYS_NS16550_COM2 SUNXI_UART1_BASE
29# define CFG_SYS_NS16550_COM3 SUNXI_UART2_BASE
30# define CFG_SYS_NS16550_COM4 SUNXI_UART3_BASE
31# define CFG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
Simon Glass66648982014-10-30 20:25:50 -060032#endif
Ian Campbell6efe3692014-05-05 11:52:26 +010033
Paul Kocialkowskide05f942015-05-16 19:52:11 +020034/* CPU */
Paul Kocialkowskide05f942015-05-16 19:52:11 +020035
Hans de Goeded241ecf2015-05-19 22:12:31 +020036/*
37 * The DRAM Base differs between some models. We cannot use macros for the
38 * CONFIG_FOO defines which contain the DRAM base address since they end
39 * up unexpanded in include/autoconf.mk .
40 *
41 * So we have to have this #ifdef #else #endif block for these.
42 */
43#ifdef CONFIG_MACH_SUN9I
44#define SDRAM_OFFSET(x) 0x2##x
Tom Rinibb4dd962022-11-16 13:10:37 -050045#define CFG_SYS_SDRAM_BASE 0x20000000
Icenowy Zhengb00ef022022-01-29 10:23:06 -050046#elif defined(CONFIG_MACH_SUNIV)
47#define SDRAM_OFFSET(x) 0x8##x
Tom Rinibb4dd962022-11-16 13:10:37 -050048#define CFG_SYS_SDRAM_BASE 0x80000000
Hans de Goeded241ecf2015-05-19 22:12:31 +020049#else
50#define SDRAM_OFFSET(x) 0x4##x
Tom Rinibb4dd962022-11-16 13:10:37 -050051#define CFG_SYS_SDRAM_BASE 0x40000000
Icenowy Zheng52e61882017-04-08 15:30:12 +080052/* V3s do not have enough memory to place code at 0x4a000000 */
Hans de Goeded241ecf2015-05-19 22:12:31 +020053#endif
54
Hans de Goede0b95a282015-05-20 15:27:16 +020055/*
56 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
57 * slightly bigger. Note that it is possible to map the first 32 KiB of the
58 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
59 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
60 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
Icenowy Zheng5e6dd272018-07-21 16:20:20 +080061 * A64 and H5 also has SRAM A1 at 0x00010000, but no magic remap register
62 * is known yet.
63 * H6 has SRAM A1 at 0x00020000.
Hans de Goede0b95a282015-05-20 15:27:16 +020064 */
Tom Rini6a5dccc2022-11-16 13:10:41 -050065#define CFG_SYS_INIT_RAM_ADDR CONFIG_SUNXI_SRAM_ADDRESS
Icenowy Zheng5e6dd272018-07-21 16:20:20 +080066/* FIXME: this may be larger on some SoCs */
Tom Rini6a5dccc2022-11-16 13:10:41 -050067#define CFG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
Ian Campbell6efe3692014-05-05 11:52:26 +010068
Tom Rinibb4dd962022-11-16 13:10:37 -050069#define PHYS_SDRAM_0 CFG_SYS_SDRAM_BASE
Ian Campbell6efe3692014-05-05 11:52:26 +010070#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
71
Ian Campbellb4e9f2f2014-05-05 14:42:31 +010072/* mmc config */
Ian Campbellb4e9f2f2014-05-05 14:42:31 +010073#define CONFIG_MMC_SUNXI_SLOT 0
Maxime Ripardd780cdc2017-02-27 18:22:03 +010074
Ian Campbell6efe3692014-05-05 11:52:26 +010075/*
76 * Miscellaneous configurable options
77 */
Ian Campbell6efe3692014-05-05 11:52:26 +010078
Ian Campbell6efe3692014-05-05 11:52:26 +010079/* standalone support */
Hans de Goeded241ecf2015-05-19 22:12:31 +020080#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
Ian Campbell6efe3692014-05-05 11:52:26 +010081
Ian Campbell6efe3692014-05-05 11:52:26 +010082/* FLASH and environment organization */
83
Icenowy Zheng5e6dd272018-07-21 16:20:20 +080084/*
85 * We cannot use expressions here, because expressions won't be evaluated in
86 * autoconf.mk.
87 */
88#if CONFIG_SUNXI_SRAM_ADDRESS == 0x10000
Andre Przywaracced7482017-04-26 01:32:42 +010089#ifdef CONFIG_ARM64
90/* end of SRAM A2 for now, as SRAM A1 is pretty tight for an ARM64 build */
91#define LOW_LEVEL_SRAM_STACK 0x00054000
92#else
Andre Przywarade454ec2017-02-16 01:20:23 +000093#define LOW_LEVEL_SRAM_STACK 0x00018000
Andre Przywaracced7482017-04-26 01:32:42 +010094#endif /* !CONFIG_ARM64 */
Icenowy Zheng73210762018-07-21 16:20:24 +080095#elif CONFIG_SUNXI_SRAM_ADDRESS == 0x20000
Jernej Skrabece638e052021-01-11 21:11:46 +010096#ifdef CONFIG_MACH_SUN50I_H616
Jernej Skrabece638e052021-01-11 21:11:46 +010097#define LOW_LEVEL_SRAM_STACK 0x58000
98#else
Icenowy Zheng73210762018-07-21 16:20:24 +080099/* end of SRAM A2 on H6 for now */
100#define LOW_LEVEL_SRAM_STACK 0x00118000
Jernej Skrabece638e052021-01-11 21:11:46 +0100101#endif
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200102#else
Andre Przywarade454ec2017-02-16 01:20:23 +0000103#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200104#endif
Ian Campbell140d8322014-05-05 11:52:30 +0100105
Hans de Goede73d7d422014-06-09 11:37:00 +0200106/* Ethernet support */
Hans de Goede73d7d422014-06-09 11:37:00 +0200107
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100108#ifdef CONFIG_ARM64
109/*
110 * Boards seem to come with at least 512MB of DRAM.
111 * The kernel should go at 512K, which is the default text offset (that will
112 * be adjusted at runtime if needed).
113 * There is no compression for arm64 kernels (yet), so leave some space
114 * for really big kernels, say 256MB for now.
115 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100116 */
Jernej Skrabec7654ef82021-03-23 21:27:31 +0100117#define BOOTM_SIZE __stringify(0xa000000)
118#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
Arnaud Ferrarisd08e1292021-02-20 13:14:15 +0100119#define KERNEL_COMP_ADDR_R __stringify(SDRAM_OFFSET(4000000))
120#define KERNEL_COMP_SIZE __stringify(0xb000000)
Jernej Skrabec7654ef82021-03-23 21:27:31 +0100121#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
122#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
123#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
124#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
125#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FF00000))
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100126
Andre Przywaraa2860fb2022-07-03 00:47:20 +0100127#elif (CONFIG_SUNXI_MINIMUM_DRAM_MB >= 256)
128/*
129 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
130 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
131 * 1M script, 1M pxe, 1M dt overlay and the ramdisk at the end.
132 */
133#define BOOTM_SIZE __stringify(0xa000000)
134#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
135#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
136#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
137#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
138#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(3300000))
139#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3400000))
140
141#elif (CONFIG_SUNXI_MINIMUM_DRAM_MB >= 64)
Icenowy Zhengb00ef022022-01-29 10:23:06 -0500142/*
143 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
144 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
145 * 1M script, 1M pxe, 1M dt overlay and the ramdisk at the end.
146 */
147#define BOOTM_SIZE __stringify(0x2e00000)
148#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
149#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
150#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
151#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
152#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
153#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1C00000))
154
Andre Przywaraa2860fb2022-07-03 00:47:20 +0100155#elif (CONFIG_SUNXI_MINIMUM_DRAM_MB >= 32)
Icenowy Zhengb00ef022022-01-29 10:23:06 -0500156/*
Andre Przywara7bf64ec2022-10-06 18:16:34 +0100157 * 32M RAM minus 2.5MB for u-boot, heap, stack, etc.
158 * 16M uncompressed kernel, 7M compressed kernel, 128K fdt, 64K script,
159 * 128K DT overlay, 128K PXE and the ramdisk in the rest (max. 5MB)
Icenowy Zhengb00ef022022-01-29 10:23:06 -0500160 */
161#define BOOTM_SIZE __stringify(0x1700000)
Andre Przywara7bf64ec2022-10-06 18:16:34 +0100162#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
163#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1d50000))
164#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1d40000))
165#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1d00000))
166#define FDTOVERLAY_ADDR_R __stringify(SDRAM_OFFSET(1d20000))
167#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1800000))
Icenowy Zhengb00ef022022-01-29 10:23:06 -0500168
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100169#else
Andre Przywaraa2860fb2022-07-03 00:47:20 +0100170#error Need at least 32MB of DRAM. Please adjust load addresses.
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100171#endif
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200172
Hans de Goede2f60c312014-08-01 09:37:58 +0200173#define MEM_LAYOUT_ENV_SETTINGS \
Icenowy Zheng52e61882017-04-08 15:30:12 +0800174 "bootm_size=" BOOTM_SIZE "\0" \
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200175 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
176 "fdt_addr_r=" FDT_ADDR_R "\0" \
177 "scriptaddr=" SCRIPT_ADDR_R "\0" \
178 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
Jernej Skrabec7654ef82021-03-23 21:27:31 +0100179 "fdtoverlay_addr_r=" FDTOVERLAY_ADDR_R "\0" \
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200180 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
181
Arnaud Ferrarisd08e1292021-02-20 13:14:15 +0100182#ifdef CONFIG_ARM64
183
184#define MEM_LAYOUT_ENV_EXTRA_SETTINGS \
185 "kernel_comp_addr_r=" KERNEL_COMP_ADDR_R "\0" \
186 "kernel_comp_size=" KERNEL_COMP_SIZE "\0"
187
188#else
189
190#define MEM_LAYOUT_ENV_EXTRA_SETTINGS ""
191
192#endif
193
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200194#define DFU_ALT_INFO_RAM \
195 "dfu_alt_info_ram=" \
196 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
197 "fdt ram " FDT_ADDR_R " 0x100000;" \
198 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
Hans de Goede2f60c312014-08-01 09:37:58 +0200199
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800200#ifdef CONFIG_MMC
Karsten Merker16b91632015-12-16 20:59:40 +0100201#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
Maxime Ripard65cefba2017-08-23 10:12:22 +0200202#define BOOTENV_DEV_MMC_AUTO(devtypeu, devtypel, instance) \
203 BOOTENV_DEV_MMC(MMC, mmc, 0) \
204 BOOTENV_DEV_MMC(MMC, mmc, 1) \
205 "bootcmd_mmc_auto=" \
206 "if test ${mmc_bootdev} -eq 1; then " \
207 "run bootcmd_mmc1; " \
208 "run bootcmd_mmc0; " \
209 "elif test ${mmc_bootdev} -eq 0; then " \
210 "run bootcmd_mmc0; " \
211 "run bootcmd_mmc1; " \
212 "fi\0"
213
214#define BOOTENV_DEV_NAME_MMC_AUTO(devtypeu, devtypel, instance) \
215 "mmc_auto "
216
217#define BOOT_TARGET_DEVICES_MMC(func) func(MMC_AUTO, mmc_auto, na)
Karsten Merker16b91632015-12-16 20:59:40 +0100218#else
Maxime Ripard65cefba2017-08-23 10:12:22 +0200219#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
Karsten Merker16b91632015-12-16 20:59:40 +0100220#endif
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800221#else
222#define BOOT_TARGET_DEVICES_MMC(func)
223#endif
224
Hans de Goede6f2da072014-07-31 23:04:45 +0200225#ifdef CONFIG_AHCI
226#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
227#else
228#define BOOT_TARGET_DEVICES_SCSI(func)
229#endif
230
Paul Kocialkowski00529e32015-08-04 17:04:09 +0200231#ifdef CONFIG_USB_STORAGE
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800232#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
233#else
234#define BOOT_TARGET_DEVICES_USB(func)
235#endif
236
Ondrej Jirman4823c6f2019-02-13 18:50:36 +0100237#ifdef CONFIG_CMD_PXE
238#define BOOT_TARGET_DEVICES_PXE(func) func(PXE, pxe, na)
239#else
240#define BOOT_TARGET_DEVICES_PXE(func)
241#endif
242
243#ifdef CONFIG_CMD_DHCP
244#define BOOT_TARGET_DEVICES_DHCP(func) func(DHCP, dhcp, na)
245#else
246#define BOOT_TARGET_DEVICES_DHCP(func)
247#endif
248
Bernhard Nortmann8fd443c2015-09-17 18:52:53 +0200249/* FEL boot support, auto-execute boot.scr if a script address was provided */
250#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
251 "bootcmd_fel=" \
252 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
253 "echo '(FEL boot)'; " \
254 "source ${fel_scriptaddr}; " \
255 "fi\0"
256#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
257 "fel "
258
Hans de Goede6f2da072014-07-31 23:04:45 +0200259#define BOOT_TARGET_DEVICES(func) \
Bernhard Nortmann8fd443c2015-09-17 18:52:53 +0200260 func(FEL, fel, na) \
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800261 BOOT_TARGET_DEVICES_MMC(func) \
Hans de Goede6f2da072014-07-31 23:04:45 +0200262 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800263 BOOT_TARGET_DEVICES_USB(func) \
Ondrej Jirman4823c6f2019-02-13 18:50:36 +0100264 BOOT_TARGET_DEVICES_PXE(func) \
265 BOOT_TARGET_DEVICES_DHCP(func)
Hans de Goede6f2da072014-07-31 23:04:45 +0200266
Hans de Goede8ff8bc82015-10-09 17:11:15 +0100267#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
268#define BOOTCMD_SUNXI_COMPAT \
269 "bootcmd_sunxi_compat=" \
270 "setenv root /dev/mmcblk0p3 rootwait; " \
271 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
272 "echo Loaded environment from uEnv.txt; " \
273 "env import -t 0x44000000 ${filesize}; " \
274 "fi; " \
275 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
276 "ext2load mmc 0 0x43000000 script.bin && " \
277 "ext2load mmc 0 0x48000000 uImage && " \
278 "bootm 0x48000000\0"
279#else
280#define BOOTCMD_SUNXI_COMPAT
281#endif
282
Hans de Goede6f2da072014-07-31 23:04:45 +0200283#include <config_distro_bootcmd.h>
284
Hans de Goede16030822014-09-18 21:03:34 +0200285#ifdef CONFIG_USB_KEYBOARD
286#define CONSOLE_STDIN_SETTINGS \
Hans de Goede16030822014-09-18 21:03:34 +0200287 "stdin=serial,usbkbd\0"
288#else
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200289#define CONSOLE_STDIN_SETTINGS \
290 "stdin=serial\0"
Hans de Goede16030822014-09-18 21:03:34 +0200291#endif
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200292
Simon Glass52cb5042022-10-18 07:46:31 -0600293#ifdef CONFIG_VIDEO
Jernej Skrabec8d91b462017-03-27 19:22:32 +0200294#define CONSOLE_STDOUT_SETTINGS \
295 "stdout=serial,vidconsole\0" \
296 "stderr=serial,vidconsole\0"
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200297#else
298#define CONSOLE_STDOUT_SETTINGS \
299 "stdout=serial\0" \
300 "stderr=serial\0"
301#endif
302
Maxime Ripard32c544d2017-11-14 21:24:00 +0100303#define PARTS_DEFAULT \
304 "name=loader1,start=8k,size=32k,uuid=${uuid_gpt_loader1};" \
305 "name=loader2,size=984k,uuid=${uuid_gpt_loader2};" \
306 "name=esp,size=128M,bootable,uuid=${uuid_gpt_esp};" \
307 "name=system,size=-,uuid=${uuid_gpt_system};"
308
309#define UUID_GPT_ESP "c12a7328-f81f-11d2-ba4b-00a0c93ec93b"
310
311#ifdef CONFIG_ARM64
312#define UUID_GPT_SYSTEM "b921b045-1df0-41c3-af44-4c6f280d3fae"
313#else
314#define UUID_GPT_SYSTEM "69dad710-2ce4-4e3c-b16c-21a1d49abed3"
315#endif
316
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200317#define CONSOLE_ENV_SETTINGS \
318 CONSOLE_STDIN_SETTINGS \
319 CONSOLE_STDOUT_SETTINGS
320
Andreas Färber26f00d22017-04-14 18:44:47 +0200321#ifdef CONFIG_ARM64
322#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
323#else
324#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
325#endif
326
Hans de Goede6f2da072014-07-31 23:04:45 +0200327#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200328 CONSOLE_ENV_SETTINGS \
Hans de Goede2f60c312014-08-01 09:37:58 +0200329 MEM_LAYOUT_ENV_SETTINGS \
Arnaud Ferrarisd08e1292021-02-20 13:14:15 +0100330 MEM_LAYOUT_ENV_EXTRA_SETTINGS \
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200331 DFU_ALT_INFO_RAM \
Andreas Färber26f00d22017-04-14 18:44:47 +0200332 "fdtfile=" FDTFILE "\0" \
Hans de Goede2f60c312014-08-01 09:37:58 +0200333 "console=ttyS0,115200\0" \
Maxime Ripard32c544d2017-11-14 21:24:00 +0100334 "uuid_gpt_esp=" UUID_GPT_ESP "\0" \
335 "uuid_gpt_system=" UUID_GPT_SYSTEM "\0" \
336 "partitions=" PARTS_DEFAULT "\0" \
Hans de Goede8ff8bc82015-10-09 17:11:15 +0100337 BOOTCMD_SUNXI_COMPAT \
Hans de Goede6f2da072014-07-31 23:04:45 +0200338 BOOTENV
339
Ian Campbell6efe3692014-05-05 11:52:26 +0100340#endif /* _SUNXI_COMMON_CONFIG_H */