Blame - arch/arm/mach-mvebu/Kconfig - filogic/uboot

blob: c80d8587b14935bfe6854122bdafcd382c0154d4 [file] [log] [blame]

Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	1	if ARCH_MVEBU
				2
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	3	config HAVE_MVEBU_EFUSE
				4	bool
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	5
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	6	config ARMADA_32BIT
				7	bool
Michal Simek	7e7ba3b	2018-07-23 15:55:15 +0200	[diff] [blame]	8	select BOARD_EARLY_INIT_F
Lokesh Vutla	81b1a67	2018-04-26 18:21:26 +0530	[diff] [blame]	9	select CPU_V7A
Stefan Roese	1f1b3e9	2019-04-11 08:58:32 +0200	[diff] [blame]	10	select SPL_DM if SPL
				11	select SPL_DM_SEQ_ALIAS if SPL
				12	select SPL_OF_CONTROL if SPL
Tom Rini	b7cc2fe	2021-10-15 10:54:41 -0400	[diff] [blame]	13	select SPL_SKIP_LOWLEVEL_INIT if SPL
Stefan Roese	1f1b3e9	2019-04-11 08:58:32 +0200	[diff] [blame]	14	select SPL_SIMPLE_BUS if SPL
Michal Simek	7e7ba3b	2018-07-23 15:55:15 +0200	[diff] [blame]	15	select SUPPORT_SPL
Philip Oberfichtner	5833e1b	2022-08-17 15:07:12 +0200	[diff] [blame]	16	select SYS_L2_PL310 if !SYS_L2CACHE_OFF
Stefan Roese	85bddff	2019-04-12 16:42:28 +0200	[diff] [blame]	17	select TRANSLATION_OFFSET
Pali Rohár	c5c28df	2022-04-06 16:20:20 +0200	[diff] [blame]	18	select SPL_SYS_NO_VECTOR_TABLE if SPL
Pali Rohár	aaed328	2022-05-06 11:05:14 +0200	[diff] [blame]	19	select ARCH_VERY_EARLY_INIT
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	20
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	21	# ARMv7 SoCs...
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	22	config ARMADA_375
				23	bool
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	24	select ARMADA_32BIT
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	25
Stefan Roese	eb083e5	2015-12-21 13:56:33 +0100	[diff] [blame]	26	config ARMADA_38X
				27	bool
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	28	select ARMADA_32BIT
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	29	select HAVE_MVEBU_EFUSE
Stefan Roese	eb083e5	2015-12-21 13:56:33 +0100	[diff] [blame]	30
Joshua Scott	4ba8e99	2020-11-09 10:14:08 +1300	[diff] [blame]	31	config ARMADA_38X_HS_IMPEDANCE_THRESH
				32	hex "Armada 38x USB 2.0 High-Speed Impedance Threshold (0x0 - 0x7)"
				33	depends on ARMADA_38X
				34	default 0x6
				35	range 0x0 0x7
				36
Stefan Roese	eb083e5	2015-12-21 13:56:33 +0100	[diff] [blame]	37	config ARMADA_XP
				38	bool
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	39	select ARMADA_32BIT
				40
				41	# ARMv8 SoCs...
				42	config ARMADA_3700
				43	bool
				44	select ARM64
Pali Rohár	70d9bee	2022-02-23 14:15:45 +0100	[diff] [blame]	45	select HAVE_MVEBU_EFUSE
Stefan Roese	eb083e5	2015-12-21 13:56:33 +0100	[diff] [blame]	46
Stefan Roese	cb41033	2016-05-25 08:13:45 +0200	[diff] [blame]	47	# Armada 7K and 8K are very similar - use only one Kconfig symbol for both
				48	config ARMADA_8K
				49	bool
				50	select ARM64
				51
Chris Packham	eaab461	2022-11-05 17:23:59 +1300	[diff] [blame]	52	config ALLEYCAT_5
				53	bool
				54	select ARM64
				55
Chris Packham	1d49668	2016-10-26 14:08:30 +1300	[diff] [blame]	56	# Armada PLL frequency (used for NAND clock generation)
				57	config SYS_MVEBU_PLL_CLOCK
				58	int
Chris Packham	a8f845e	2019-04-11 22:22:50 +1200	[diff] [blame]	59	default "2000000000" if ARMADA_XP \|\| ARMADA_3700 \|\| ARMADA_8K \|\| ARMADA_MSYS
Chris Packham	1d49668	2016-10-26 14:08:30 +1300	[diff] [blame]	60	default "1000000000" if ARMADA_38X \|\| ARMADA_375
				61
Stefan Roese	05b1765	2016-05-17 15:00:30 +0200	[diff] [blame]	62	# Armada XP/38x SoC types...
Phil Sutter	a7f94ad	2015-12-25 14:41:22 +0100	[diff] [blame]	63	config MV78230
				64	bool
				65	select ARMADA_XP
				66
				67	config MV78260
				68	bool
				69	select ARMADA_XP
Simon Glass	203b3ab	2017-06-14 21:28:24 -0600	[diff] [blame]	70	imply CMD_SATA
Phil Sutter	a7f94ad	2015-12-25 14:41:22 +0100	[diff] [blame]	71
				72	config MV78460
				73	bool
				74	select ARMADA_XP
				75
Chris Packham	a8f845e	2019-04-11 22:22:50 +1200	[diff] [blame]	76	config ARMADA_MSYS
				77	bool
				78	select ARMADA_32BIT
				79
				80	config 98DX4251
				81	bool
				82	select ARMADA_MSYS
				83
				84	config 98DX3336
				85	bool
				86	select ARMADA_MSYS
				87
				88	config 98DX3236
				89	bool
				90	select ARMADA_MSYS
				91
Chris Packham	f5fc25b	2016-09-22 12:56:13 +1200	[diff] [blame]	92	config 88F6820
Phil Sutter	a7f94ad	2015-12-25 14:41:22 +0100	[diff] [blame]	93	bool
				94	select ARMADA_38X
				95
Tom Rini	40a325f	2022-03-30 18:07:24 -0400	[diff] [blame]	96	config CUSTOMER_BOARD_SUPPORT
				97	bool
				98
Tony Dinh	63eba13	2023-02-01 15:13:05 -0800	[diff] [blame]	99	config DDR4
				100	bool "Support Marvell DDR4 Training driver"
				101
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	102	choice
Chris Packham	67b7d50	2022-11-05 17:24:00 +1300	[diff] [blame]	103	prompt "Armada XP/375/38x/3700/7K/8K/Alleycat-5 board select"
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	104	optional
				105
Stefan Roese	7360640	2015-10-20 15:14:47 +0200	[diff] [blame]	106	config TARGET_CLEARFOG
				107	bool "Support ClearFog"
Chris Packham	f5fc25b	2016-09-22 12:56:13 +1200	[diff] [blame]	108	select 88F6820
Baruch Siach	1c5e95d	2020-01-20 14:20:13 +0200	[diff] [blame]	109	select BOARD_LATE_INIT
Martin Rowe	7eceb67	2023-03-27 21:24:09 +1000	[diff] [blame]	110	select OF_BOARD_SETUP
Stefan Roese	7360640	2015-10-20 15:14:47 +0200	[diff] [blame]	111
Dennis Gilmore	77c3940	2018-06-11 19:39:53 -0500	[diff] [blame]	112	config TARGET_HELIOS4
				113	bool "Support Helios4"
				114	select 88F6820
				115
Konstantin Porotchkin	7f8dfea	2017-02-16 13:52:22 +0200	[diff] [blame]	116	config TARGET_MVEBU_ARMADA_37XX
				117	bool "Support Armada 37xx platforms"
Stefan Roese	6edf27e	2016-05-17 15:04:16 +0200	[diff] [blame]	118	select ARMADA_3700
Simon Glass	0e5faf0	2017-06-14 21:28:21 -0600	[diff] [blame]	119	imply SCSI
Stefan Roese	6edf27e	2016-05-17 15:04:16 +0200	[diff] [blame]	120
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	121	config TARGET_DB_88F6720
				122	bool "Support DB-88F6720 Armada 375"
				123	select ARMADA_375
				124
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	125	config TARGET_DB_88F6820_GP
				126	bool "Support DB-88F6820-GP"
Chris Packham	f5fc25b	2016-09-22 12:56:13 +1200	[diff] [blame]	127	select 88F6820
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	128
Chris Packham	a90dd4c	2016-09-22 12:56:14 +1200	[diff] [blame]	129	config TARGET_DB_88F6820_AMC
				130	bool "Support DB-88F6820-AMC"
				131	select 88F6820
				132
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	133	config TARGET_TURRIS_OMNIA
				134	bool "Support Turris Omnia"
				135	select 88F6820
Marek Behún	0f2e66a	2019-05-02 16:53:37 +0200	[diff] [blame]	136	select BOARD_LATE_INIT
Marek Behún	1e4cbb9	2019-05-02 16:53:28 +0200	[diff] [blame]	137	select DM_I2C
				138	select I2C_MUX
				139	select I2C_MUX_PCA954x
Marek Behún	4c3abea	2021-10-09 19:33:46 +0200	[diff] [blame]	140	select SPL_DRIVERS_MISC
Marek Behún	1e4cbb9	2019-05-02 16:53:28 +0200	[diff] [blame]	141	select SPL_I2C_MUX
Marek Behún	ca6095b	2021-10-09 19:33:45 +0200	[diff] [blame]	142	select SPL_SYS_MALLOC_SIMPLE
Marek Behún	1e4cbb9	2019-05-02 16:53:28 +0200	[diff] [blame]	143	select SYS_I2C_MVTWSI
Marek Behún	5e92efe	2019-05-02 16:53:32 +0200	[diff] [blame]	144	select ATSHA204A
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	145
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	146	config TARGET_TURRIS_MOX
Marek Behún	1b01011	2023-10-20 16:29:16 +0200	[diff] [blame]	147	bool "Support CZ.NIC's Turris Mox / RIPE Atlas Probe"
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	148	select ARMADA_3700
Marek Behún	1b01011	2023-10-20 16:29:16 +0200	[diff] [blame]	149	select BOARD_TYPES
				150	select ENV_IS_IN_MMC
				151	select ENV_IS_IN_SPI_FLASH
				152	select MULTI_DTB_FIT
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	153
Stefan Roese	5c806f1	2016-10-25 10:56:19 +0200	[diff] [blame]	154	config TARGET_MVEBU_ARMADA_8K
				155	bool "Support Armada 7k/8k platforms"
Stefan Roese	7be1b9b	2016-05-25 08:21:21 +0200	[diff] [blame]	156	select ARMADA_8K
Tom Rini	22d567e	2017-01-22 19:43:11 -0500	[diff] [blame]	157	select BOARD_LATE_INIT
Simon Glass	0e5faf0	2017-06-14 21:28:21 -0600	[diff] [blame]	158	imply SCSI
Stefan Roese	7be1b9b	2016-05-25 08:21:21 +0200	[diff] [blame]	159
Chris Packham	67b7d50	2022-11-05 17:24:00 +1300	[diff] [blame]	160	config TARGET_MVEBU_ALLEYCAT5
				161	bool "Support AlleyCat 5 platforms"
				162	select ALLEYCAT_5
				163
Konstantin Porotchkin	1d6ff1f	2021-03-16 17:20:57 +0100	[diff] [blame]	164	config TARGET_OCTEONTX2_CN913x
				165	bool "Support CN913x platforms"
				166	select ARMADA_8K
				167	imply BOARD_EARLY_INIT_R
				168	select BOARD_LATE_INIT
				169	imply SCSI
				170
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	171	config TARGET_DB_MV784MP_GP
				172	bool "Support db-mv784mp-gp"
Tom Rini	9a04d7d	2022-02-25 11:19:46 -0500	[diff] [blame]	173	select BOARD_ECC_SUPPORT
Phil Sutter	a7f94ad	2015-12-25 14:41:22 +0100	[diff] [blame]	174	select MV78460
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	175
Tony Dinh	6aebc1a	2023-02-09 14:00:03 -0800	[diff] [blame]	176	config TARGET_DS116
				177	bool "Support Synology DS116"
				178	select 88F6820
				179
Phil Sutter	d76eba6	2015-12-25 14:41:25 +0100	[diff] [blame]	180	config TARGET_DS414
				181	bool "Support Synology DS414"
				182	select MV78230
				183
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	184	config TARGET_MAXBCM
				185	bool "Support maxbcm"
Tom Rini	9a04d7d	2022-02-25 11:19:46 -0500	[diff] [blame]	186	select BOARD_ECC_SUPPORT
Phil Sutter	a7f94ad	2015-12-25 14:41:22 +0100	[diff] [blame]	187	select MV78460
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	188
Tony Dinh	63eba13	2023-02-01 15:13:05 -0800	[diff] [blame]	189	config TARGET_N2350
				190	bool "Support Thecus N2350"
				191	select 88F6820
				192	select DDR4
				193
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	194	config TARGET_THEADORABLE
				195	bool "Support theadorable Armada XP"
Tom Rini	22d567e	2017-01-22 19:43:11 -0500	[diff] [blame]	196	select BOARD_LATE_INIT if USB
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	197	select MV78260
Simon Glass	203b3ab	2017-06-14 21:28:24 -0600	[diff] [blame]	198	imply CMD_SATA
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	199
Dirk Eibach	fb60594	2017-02-22 16:07:23 +0100	[diff] [blame]	200	config TARGET_CONTROLCENTERDC
				201	bool "Support CONTROLCENTERDC"
				202	select 88F6820
Tom Rini	40a325f	2022-03-30 18:07:24 -0400	[diff] [blame]	203	select CUSTOMER_BOARD_SUPPORT
Dirk Eibach	fb60594	2017-02-22 16:07:23 +0100	[diff] [blame]	204
Chris Packham	b55b2c9	2019-01-10 21:01:00 +1300	[diff] [blame]	205	config TARGET_X530
				206	bool "Support Allied Telesis x530"
				207	select 88F6820
				208
Chris Packham	7325f1f	2023-07-10 10:47:36 +1200	[diff] [blame]	209	config TARGET_X240
				210	bool "Support Allied Telesis x240"
				211	select ALLEYCAT_5
				212
Chris Packham	199e318	2019-04-11 22:22:53 +1200	[diff] [blame]	213	config TARGET_DB_XC3_24G4XG
				214	bool "Support DB-XC3-24G4XG"
				215	select 98DX3336
				216
Luka Kovacic	25acb8b	2020-05-26 20:17:50 +0200	[diff] [blame]	217	config TARGET_CRS3XX_98DX3236
				218	bool "Support CRS3XX-98DX3236"
Luka Kovacic	b686e22	2019-05-07 19:35:55 +0200	[diff] [blame]	219	select 98DX3236
				220
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	221	endchoice
				222
Tom Rini	5918039	2021-08-21 13:50:13 -0400	[diff] [blame]	223	choice
				224	prompt "DDR bus width"
				225	default DDR_64BIT
				226	depends on ARMADA_XP
				227
				228	config DDR_64BIT
				229	bool "64bit bus width"
				230
				231	config DDR_32BIT
				232	bool "32bit bus width"
				233
				234	endchoice
				235
Tom Rini	592bcd0	2021-08-21 13:50:15 -0400	[diff] [blame]	236	config DDR_LOG_LEVEL
				237	int "DDR training code log level"
				238	depends on ARMADA_XP
				239	default 0
				240	range 0 3
				241	help
				242	Amount of information provided on error while running the DDR
				243	training code. At level 0, provides an error code in a case of
				244	failure, RL, WL errors and other algorithm failure. At level 1,
				245	provides the D-Unit setup (SPD/Static configuration). At level 2,
				246	provides the windows margin as a results of DQS centeralization.
				247	At level 3, rovides the windows margin of each DQ as a results of
				248	DQS centeralization.
				249
Marek Behún	90555af	2022-02-17 13:54:42 +0100	[diff] [blame]	250	config DDR_RESET_ON_TRAINING_FAILURE
				251	bool "Reset the board on DDR training failure instead of hanging"
				252	depends on ARMADA_38X \|\| ARMADA_XP
				253	help
				254	If DDR training fails in SPL, reset the board instead of hanging.
				255	Some boards are known to fail DDR training occasionally and an
				256	immediate reset may be preferable to waiting until the board is
				257	reset by watchdog (if there even is one).
				258
				259	Note that if booting via UART and the DDR training fails, the
				260	device will still hang - it doesn't make sense to reset the board
				261	in such a case.
				262
Tom Rini	9a04d7d	2022-02-25 11:19:46 -0500	[diff] [blame]	263	config BOARD_ECC_SUPPORT
				264	bool
				265
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	266	config SYS_BOARD
				267	default "clearfog" if TARGET_CLEARFOG
Dennis Gilmore	77c3940	2018-06-11 19:39:53 -0500	[diff] [blame]	268	default "helios4" if TARGET_HELIOS4
Konstantin Porotchkin	7f8dfea	2017-02-16 13:52:22 +0200	[diff] [blame]	269	default "mvebu_armada-37xx" if TARGET_MVEBU_ARMADA_37XX
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	270	default "db-88f6720" if TARGET_DB_88F6720
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	271	default "db-88f6820-gp" if TARGET_DB_88F6820_GP
Chris Packham	a90dd4c	2016-09-22 12:56:14 +1200	[diff] [blame]	272	default "db-88f6820-amc" if TARGET_DB_88F6820_AMC
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	273	default "turris_omnia" if TARGET_TURRIS_OMNIA
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	274	default "turris_mox" if TARGET_TURRIS_MOX
Stefan Roese	5c806f1	2016-10-25 10:56:19 +0200	[diff] [blame]	275	default "mvebu_armada-8k" if TARGET_MVEBU_ARMADA_8K
Konstantin Porotchkin	1d6ff1f	2021-03-16 17:20:57 +0100	[diff] [blame]	276	default "octeontx2_cn913x" if TARGET_OCTEONTX2_CN913x
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	277	default "db-mv784mp-gp" if TARGET_DB_MV784MP_GP
Tony Dinh	6aebc1a	2023-02-09 14:00:03 -0800	[diff] [blame]	278	default "ds116" if TARGET_DS116
Phil Sutter	d76eba6	2015-12-25 14:41:25 +0100	[diff] [blame]	279	default "ds414" if TARGET_DS414
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	280	default "maxbcm" if TARGET_MAXBCM
Tony Dinh	63eba13	2023-02-01 15:13:05 -0800	[diff] [blame]	281	default "n2350" if TARGET_N2350
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	282	default "theadorable" if TARGET_THEADORABLE
Baruch Siach	daa6f08	2018-06-18 21:56:23 +0300	[diff] [blame]	283	default "a38x" if TARGET_CONTROLCENTERDC
Chris Packham	b55b2c9	2019-01-10 21:01:00 +1300	[diff] [blame]	284	default "x530" if TARGET_X530
Chris Packham	7325f1f	2023-07-10 10:47:36 +1200	[diff] [blame]	285	default "x240" if TARGET_X240
Chris Packham	199e318	2019-04-11 22:22:53 +1200	[diff] [blame]	286	default "db-xc3-24g4xg" if TARGET_DB_XC3_24G4XG
Luka Kovacic	25acb8b	2020-05-26 20:17:50 +0200	[diff] [blame]	287	default "crs3xx-98dx3236" if TARGET_CRS3XX_98DX3236
Chris Packham	67b7d50	2022-11-05 17:24:00 +1300	[diff] [blame]	288	default "mvebu_alleycat-5" if TARGET_MVEBU_ALLEYCAT5
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	289
				290	config SYS_CONFIG_NAME
				291	default "clearfog" if TARGET_CLEARFOG
Dennis Gilmore	77c3940	2018-06-11 19:39:53 -0500	[diff] [blame]	292	default "helios4" if TARGET_HELIOS4
Konstantin Porotchkin	7f8dfea	2017-02-16 13:52:22 +0200	[diff] [blame]	293	default "mvebu_armada-37xx" if TARGET_MVEBU_ARMADA_37XX
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	294	default "db-88f6720" if TARGET_DB_88F6720
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	295	default "db-88f6820-gp" if TARGET_DB_88F6820_GP
Chris Packham	a90dd4c	2016-09-22 12:56:14 +1200	[diff] [blame]	296	default "db-88f6820-amc" if TARGET_DB_88F6820_AMC
Stefan Roese	5c806f1	2016-10-25 10:56:19 +0200	[diff] [blame]	297	default "mvebu_armada-8k" if TARGET_MVEBU_ARMADA_8K
Konstantin Porotchkin	1d6ff1f	2021-03-16 17:20:57 +0100	[diff] [blame]	298	default "mvebu_armada-8k" if TARGET_OCTEONTX2_CN913x
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	299	default "db-mv784mp-gp" if TARGET_DB_MV784MP_GP
Tony Dinh	6aebc1a	2023-02-09 14:00:03 -0800	[diff] [blame]	300	default "ds116" if TARGET_DS116
Phil Sutter	d76eba6	2015-12-25 14:41:25 +0100	[diff] [blame]	301	default "ds414" if TARGET_DS414
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	302	default "maxbcm" if TARGET_MAXBCM
Tony Dinh	63eba13	2023-02-01 15:13:05 -0800	[diff] [blame]	303	default "n2350" if TARGET_N2350
Stefan Roese	459e064	2016-01-20 08:13:29 +0100	[diff] [blame]	304	default "theadorable" if TARGET_THEADORABLE
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	305	default "turris_omnia" if TARGET_TURRIS_OMNIA
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	306	default "turris_mox" if TARGET_TURRIS_MOX
Baruch Siach	daa6f08	2018-06-18 21:56:23 +0300	[diff] [blame]	307	default "controlcenterdc" if TARGET_CONTROLCENTERDC
Chris Packham	b55b2c9	2019-01-10 21:01:00 +1300	[diff] [blame]	308	default "x530" if TARGET_X530
Chris Packham	7325f1f	2023-07-10 10:47:36 +1200	[diff] [blame]	309	default "x240" if TARGET_X240
Chris Packham	199e318	2019-04-11 22:22:53 +1200	[diff] [blame]	310	default "db-xc3-24g4xg" if TARGET_DB_XC3_24G4XG
Luka Kovacic	25acb8b	2020-05-26 20:17:50 +0200	[diff] [blame]	311	default "crs3xx-98dx3236" if TARGET_CRS3XX_98DX3236
Chris Packham	67b7d50	2022-11-05 17:24:00 +1300	[diff] [blame]	312	default "mvebu_alleycat-5" if TARGET_MVEBU_ALLEYCAT5
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	313
				314	config SYS_VENDOR
				315	default "Marvell" if TARGET_DB_MV784MP_GP
Konstantin Porotchkin	7f8dfea	2017-02-16 13:52:22 +0200	[diff] [blame]	316	default "Marvell" if TARGET_MVEBU_ARMADA_37XX
Stefan Roese	9106ed0	2016-01-29 09:14:54 +0100	[diff] [blame]	317	default "Marvell" if TARGET_DB_88F6720
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	318	default "Marvell" if TARGET_DB_88F6820_GP
Chris Packham	a90dd4c	2016-09-22 12:56:14 +1200	[diff] [blame]	319	default "Marvell" if TARGET_DB_88F6820_AMC
Stefan Roese	5c806f1	2016-10-25 10:56:19 +0200	[diff] [blame]	320	default "Marvell" if TARGET_MVEBU_ARMADA_8K
Konstantin Porotchkin	1d6ff1f	2021-03-16 17:20:57 +0100	[diff] [blame]	321	default "Marvell" if TARGET_OCTEONTX2_CN913x
Chris Packham	199e318	2019-04-11 22:22:53 +1200	[diff] [blame]	322	default "Marvell" if TARGET_DB_XC3_24G4XG
				323	default "Marvell" if TARGET_MVEBU_DB_88F7040
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	324	default "solidrun" if TARGET_CLEARFOG
Dennis Gilmore	77c3940	2018-06-11 19:39:53 -0500	[diff] [blame]	325	default "kobol" if TARGET_HELIOS4
Tony Dinh	6aebc1a	2023-02-09 14:00:03 -0800	[diff] [blame]	326	default "Synology" if TARGET_DS116
Phil Sutter	d76eba6	2015-12-25 14:41:25 +0100	[diff] [blame]	327	default "Synology" if TARGET_DS414
Tony Dinh	63eba13	2023-02-01 15:13:05 -0800	[diff] [blame]	328	default "thecus" if TARGET_N2350
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	329	default "CZ.NIC" if TARGET_TURRIS_OMNIA
Marek Behún	f835bed	2018-04-24 17:21:31 +0200	[diff] [blame]	330	default "CZ.NIC" if TARGET_TURRIS_MOX
Baruch Siach	daa6f08	2018-06-18 21:56:23 +0300	[diff] [blame]	331	default "gdsys" if TARGET_CONTROLCENTERDC
Chris Packham	b55b2c9	2019-01-10 21:01:00 +1300	[diff] [blame]	332	default "alliedtelesis" if TARGET_X530
Chris Packham	7325f1f	2023-07-10 10:47:36 +1200	[diff] [blame]	333	default "alliedtelesis" if TARGET_X240
Luka Kovacic	25acb8b	2020-05-26 20:17:50 +0200	[diff] [blame]	334	default "mikrotik" if TARGET_CRS3XX_98DX3236
Chris Packham	67b7d50	2022-11-05 17:24:00 +1300	[diff] [blame]	335	default "Marvell" if TARGET_MVEBU_ALLEYCAT5
Stefan Roese	b9f41bf	2015-12-21 13:40:37 +0100	[diff] [blame]	336
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	337	config SYS_SOC
				338	default "mvebu"
				339
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	340	choice
Baruch Siach	8d196a4	2018-06-18 21:56:24 +0300	[diff] [blame]	341	prompt "Boot method"
Joel Johnson	a2018ab	2020-04-17 01:19:05 -0600	[diff] [blame]	342	depends on SPL
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	343
Baruch Siach	8d196a4	2018-06-18 21:56:24 +0300	[diff] [blame]	344	config MVEBU_SPL_BOOT_DEVICE_SPI
Pali Rohár	8d11032	2023-01-10 23:13:01 +0100	[diff] [blame]	345	bool "NOR flash (SPI or parallel)"
Joel Johnson	a2018ab	2020-04-17 01:19:05 -0600	[diff] [blame]	346	imply ENV_IS_IN_SPI_FLASH
Pali Rohár	cf97b82	2021-07-23 11:14:29 +0200	[diff] [blame]	347	imply SPL_DM_SPI
				348	imply SPL_SPI_FLASH_SUPPORT
				349	imply SPL_SPI_LOAD
Simon Glass	a582047	2021-08-08 12:20:14 -0600	[diff] [blame]	350	imply SPL_SPI
Pali Rohár	a3a38e5	2021-07-23 11:14:25 +0200	[diff] [blame]	351	select SPL_BOOTROM_SUPPORT
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	352
Pali Rohár	5c5cf60	2023-01-10 22:55:21 +0100	[diff] [blame]	353	config MVEBU_SPL_BOOT_DEVICE_NAND
				354	bool "NAND flash (SPI or parallel)"
				355	select MTD_RAW_NAND
				356	select SPL_BOOTROM_SUPPORT
				357
Baruch Siach	8d196a4	2018-06-18 21:56:24 +0300	[diff] [blame]	358	config MVEBU_SPL_BOOT_DEVICE_MMC
Pali Rohár	8d11032	2023-01-10 23:13:01 +0100	[diff] [blame]	359	bool "eMMC or SD card"
Joel Johnson	a2018ab	2020-04-17 01:19:05 -0600	[diff] [blame]	360	imply ENV_IS_IN_MMC
				361	# GPIO needed for eMMC/SD card presence detection
Pali Rohár	cf97b82	2021-07-23 11:14:29 +0200	[diff] [blame]	362	imply SPL_DM_GPIO
				363	imply SPL_DM_MMC
				364	imply SPL_GPIO
				365	imply SPL_LIBDISK_SUPPORT
Simon Glass	b58bfe0	2021-08-08 12:20:09 -0600	[diff] [blame]	366	imply SPL_MMC
Pali Rohár	cefdc03	2023-01-08 13:31:41 +0100	[diff] [blame]	367	select SUPPORT_EMMC_BOOT if SPL_MMC
Pali Rohár	aa6244e	2023-01-09 00:52:09 +0100	[diff] [blame]	368	select SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR if SPL_MMC
Pali Rohár	a3a38e5	2021-07-23 11:14:25 +0200	[diff] [blame]	369	select SPL_BOOTROM_SUPPORT
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	370
Baruch Siach	b936a27	2019-05-16 13:03:58 +0300	[diff] [blame]	371	config MVEBU_SPL_BOOT_DEVICE_SATA
				372	bool "SATA"
Simon Glass	081a45a	2021-08-08 12:20:17 -0600	[diff] [blame]	373	imply SPL_SATA
Pali Rohár	cf97b82	2021-07-23 11:14:29 +0200	[diff] [blame]	374	imply SPL_LIBDISK_SUPPORT
Pali Rohár	a3a38e5	2021-07-23 11:14:25 +0200	[diff] [blame]	375	select SPL_BOOTROM_SUPPORT
Baruch Siach	b936a27	2019-05-16 13:03:58 +0300	[diff] [blame]	376
Pali Rohár	ea87690	2023-01-10 23:09:15 +0100	[diff] [blame]	377	config MVEBU_SPL_BOOT_DEVICE_PEX
				378	bool "PCI Express"
				379	select SPL_BOOTROM_SUPPORT
				380
Baruch Siach	b35c447	2018-06-18 21:56:26 +0300	[diff] [blame]	381	config MVEBU_SPL_BOOT_DEVICE_UART
				382	bool "UART"
Pali Rohár	a3a38e5	2021-07-23 11:14:25 +0200	[diff] [blame]	383	select SPL_BOOTROM_SUPPORT
Baruch Siach	b35c447	2018-06-18 21:56:26 +0300	[diff] [blame]	384
Marek Behún	09e16b8	2017-06-09 19:28:45 +0200	[diff] [blame]	385	endchoice
				386
Pali Rohár	5c5cf60	2023-01-10 22:55:21 +0100	[diff] [blame]	387	config MVEBU_SPL_NAND_BADBLK_LOCATION
				388	hex "NAND Bad block indicator location"
				389	depends on MVEBU_SPL_BOOT_DEVICE_NAND
				390	range 0x0 0x1
				391	help
				392	Value 0x0 = SLC flash = BBI at page 0 or page 1
				393	Value 0x1 = MLC flash = BBI at last page in the block
				394
Pali Rohár	7085f82	2023-03-29 21:25:58 +0200	[diff] [blame]	395	config MVEBU_SPL_SATA_BLKSZ
				396	int "SATA block size"
				397	depends on MVEBU_SPL_BOOT_DEVICE_SATA
				398	range 512 32768
				399	default 512
				400	help
				401	Block size of the SATA disk in bytes.
				402	Typically 512 bytes for majority of disks
				403	and 4096 bytes for 4K Native disks.
				404
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	405	config MVEBU_EFUSE
				406	bool "Enable eFuse support"
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	407	depends on HAVE_MVEBU_EFUSE
				408	help
				409	Enable support for reading and writing eFuses on mvebu SoCs.
				410
				411	config MVEBU_EFUSE_FAKE
				412	bool "Fake eFuse access (dry run)"
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	413	depends on MVEBU_EFUSE
				414	help
				415	This enables a "dry run" mode where eFuses are not really programmed.
				416	Instead the eFuse accesses are emulated by writing to and reading
				417	from a memory block.
				418	This is can be used for testing prog scripts.
				419
Pali Rohár	2662d2c	2022-09-22 13:43:45 +0200	[diff] [blame]	420	config MVEBU_EFUSE_VHV_GPIO
				421	string "VHV_Enable GPIO name for eFuse programming"
				422	depends on MVEBU_EFUSE && !ARMADA_3700
				423	help
				424	The eFuse programing (burning) phase requires supplying 1.8V to the
				425	device on the VHV power pin, while for normal operation the VHV power
				426	rail must be left unconnected. See Marvell AN-389: ARMADA VHV Power
				427	document (Doc. No. MV-S302545-00 Rev. C, August 2, 2016) for details.
				428	.
				429	This specify VHV_Enable GPIO name used in U-Boot for enabling VHV power.
				430
				431	config MVEBU_EFUSE_VHV_GPIO_ACTIVE_LOW
				432	bool "VHV_Enable GPIO is Active Low"
				433	depends on MVEBU_EFUSE_VHV_GPIO != ""
				434
Mario Six	10d1449	2017-01-11 16:01:00 +0100	[diff] [blame]	435	config SECURED_MODE_IMAGE
				436	bool "Build image for trusted boot"
				437	default false
				438	depends on 88F6820
				439	help
				440	Build an image that employs the ARMADA SoC's trusted boot framework
				441	for securely booting images.
				442
				443	config SECURED_MODE_CSK_INDEX
				444	int "Index of active CSK"
				445	default 0
				446	depends on SECURED_MODE_IMAGE
				447
Tony Dinh	89dc46d	2023-03-02 19:27:29 -0800	[diff] [blame]	448	config SF_DEFAULT_SPEED
				449	int "Default speed for SPI flash in Hz"
				450	default 10000000
				451	depends on MVEBU_SPL_BOOT_DEVICE_SPI
				452
				453	config SF_DEFAULT_MODE
				454	hex "Default mode for SPI flash"
				455	default 0x0
				456	depends on MVEBU_SPL_BOOT_DEVICE_SPI
				457
Joel Johnson	28bf4ca	2020-03-23 14:21:32 -0600	[diff] [blame]	458	source "board/solidrun/clearfog/Kconfig"
Dennis Gilmore	838e49b	2020-12-08 21:07:36 -0600	[diff] [blame]	459	source "board/kobol/helios4/Kconfig"
Joel Johnson	28bf4ca	2020-03-23 14:21:32 -0600	[diff] [blame]	460
Stefan Roese	383e0c1	2015-08-25 13:18:38 +0200	[diff] [blame]	461	endif