blob: faf19c3580303acb800e8db4a4211bcae1d3af5b [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Marek Vasutad43cd32017-07-21 23:15:21 +02002/*
3 * board/renesas/ulcb/ulcb.c
4 * This file is ULCB board support.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutad43cd32017-07-21 23:15:21 +02007 */
8
9#include <common.h>
10#include <malloc.h>
11#include <netdev.h>
12#include <dm.h>
13#include <dm/platform_data/serial_sh.h>
14#include <asm/processor.h>
15#include <asm/mach-types.h>
16#include <asm/io.h>
17#include <linux/errno.h>
18#include <asm/arch/sys_proto.h>
19#include <asm/gpio.h>
20#include <asm/arch/gpio.h>
21#include <asm/arch/rmobile.h>
22#include <asm/arch/rcar-mstp.h>
23#include <asm/arch/sh_sdhi.h>
24#include <i2c.h>
25#include <mmc.h>
26
27DECLARE_GLOBAL_DATA_PTR;
28
Marek Vasutad43cd32017-07-21 23:15:21 +020029void s_init(void)
30{
Marek Vasutad43cd32017-07-21 23:15:21 +020031}
32
Marek Vasutad43cd32017-07-21 23:15:21 +020033#define DVFS_MSTP926 BIT(26)
Marek Vasutcea5c8f2017-09-12 19:07:22 +020034#define HSUSB_MSTP704 BIT(4) /* HSUSB */
Marek Vasutad43cd32017-07-21 23:15:21 +020035
Marek Vasutad43cd32017-07-21 23:15:21 +020036int board_early_init_f(void)
37{
Marek Vasutad43cd32017-07-21 23:15:21 +020038#if defined(CONFIG_SYS_I2C) && defined(CONFIG_SYS_I2C_SH)
39 /* DVFS for reset */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090040 mstp_clrbits_le32(SMSTPCR9, SMSTPCR9, DVFS_MSTP926);
Marek Vasutad43cd32017-07-21 23:15:21 +020041#endif
42 return 0;
43}
44
Marek Vasutcea5c8f2017-09-12 19:07:22 +020045/* HSUSB block registers */
46#define HSUSB_REG_LPSTS 0xE6590102
47#define HSUSB_REG_LPSTS_SUSPM_NORMAL BIT(14)
48#define HSUSB_REG_UGCTRL2 0xE6590184
49#define HSUSB_REG_UGCTRL2_USB0SEL 0x30
50#define HSUSB_REG_UGCTRL2_USB0SEL_EHCI 0x10
51
Marek Vasutad43cd32017-07-21 23:15:21 +020052int board_init(void)
53{
54 /* adress of boot parameters */
55 gd->bd->bi_boot_params = CONFIG_SYS_TEXT_BASE + 0x50000;
56
Marek Vasutad43cd32017-07-21 23:15:21 +020057 /* USB1 pull-up */
58 setbits_le32(PFC_PUEN6, PUEN_USB1_OVC | PUEN_USB1_PWEN);
59
Marek Vasutcea5c8f2017-09-12 19:07:22 +020060 /* Configure the HSUSB block */
Hiroyuki Yokoyama7e172912018-09-26 16:00:09 +090061 mstp_clrbits_le32(SMSTPCR7, SMSTPCR7, HSUSB_MSTP704);
Marek Vasutcea5c8f2017-09-12 19:07:22 +020062 /* Choice USB0SEL */
63 clrsetbits_le32(HSUSB_REG_UGCTRL2, HSUSB_REG_UGCTRL2_USB0SEL,
64 HSUSB_REG_UGCTRL2_USB0SEL_EHCI);
65 /* low power status */
66 setbits_le16(HSUSB_REG_LPSTS, HSUSB_REG_LPSTS_SUSPM_NORMAL);
67
Marek Vasut7cf1c7f2017-08-20 17:13:48 +020068 return 0;
Marek Vasutad43cd32017-07-21 23:15:21 +020069}
Marek Vasutad43cd32017-07-21 23:15:21 +020070
Marek Vasut53f95b92018-10-02 20:40:58 +020071/*
72 * If the firmware passed a device tree use it for U-Boot DRAM setup.
73 */
74extern u64 rcar_atf_boot_args[];
75
Marek Vasutad43cd32017-07-21 23:15:21 +020076int dram_init(void)
77{
Marek Vasut53f95b92018-10-02 20:40:58 +020078 const void *atf_fdt_blob = (const void *)(rcar_atf_boot_args[1]);
79 const void *blob;
80
81 /* Check if ATF passed us DTB. If not, fall back to builtin DTB. */
82 if (fdt_magic(atf_fdt_blob) == FDT_MAGIC)
83 blob = atf_fdt_blob;
84 else
85 blob = gd->fdt_blob;
Marek Vasutad43cd32017-07-21 23:15:21 +020086
Marek Vasut53f95b92018-10-02 20:40:58 +020087 return fdtdec_setup_mem_size_base_fdt(blob);
Marek Vasutad43cd32017-07-21 23:15:21 +020088}
89
90int dram_init_banksize(void)
91{
Marek Vasut53f95b92018-10-02 20:40:58 +020092 const void *atf_fdt_blob = (const void *)(rcar_atf_boot_args[1]);
93 const void *blob;
94
95 /* Check if ATF passed us DTB. If not, fall back to builtin DTB. */
96 if (fdt_magic(atf_fdt_blob) == FDT_MAGIC)
97 blob = atf_fdt_blob;
98 else
99 blob = gd->fdt_blob;
100
101 fdtdec_setup_memory_banksize_fdt(blob);
Marek Vasut1c7ad492017-11-27 05:37:53 +0100102
Marek Vasutad43cd32017-07-21 23:15:21 +0200103 return 0;
104}
Marek Vasut4726f062018-12-04 01:44:34 +0100105
106#ifdef CONFIG_MULTI_DTB_FIT
107int board_fit_config_name_match(const char *name)
108{
109 /* PRR driver is not available yet */
110 u32 cpu_type = rmobile_get_cpu_type();
111
112 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7795) &&
113 !strcmp(name, "r8a7795-h3ulcb-u-boot"))
114 return 0;
115
116 if ((cpu_type == RMOBILE_CPU_TYPE_R8A7796) &&
117 !strcmp(name, "r8a7796-m3ulcb-u-boot"))
118 return 0;
119
Marek Vasut5d611db2019-03-04 12:34:50 +0100120 if ((cpu_type == RMOBILE_CPU_TYPE_R8A77965) &&
121 !strcmp(name, "r8a77965-m3nulcb-u-boot"))
122 return 0;
123
Marek Vasut4726f062018-12-04 01:44:34 +0100124 return -1;
125}
126#endif