Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 219b41aee10b66d8dffdb6b20f0ead5bd5b0458b / . / configs / roc-pc-mezzanine-rk3399_defconfig
blob: a57899bfdfa08151858dc3dec5c6fedcadf73a09 [file] [log] [blame]
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]5CONFIG_SPL_GPIO=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Jonas Karlmane260dd82024-05-01 16:22:31 +0000[diff] [blame]7CONFIG_SF_DEFAULT_SPEED=30000000
Jagan Teki252c2a32020-07-07 19:20:49 +0530[diff] [blame]8CONFIG_ENV_SIZE=0x8000
9CONFIG_ENV_OFFSET=0x3F8000
Jagan Tekib3e10862020-06-04 20:21:39 +0530[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x1000
Jonas Karlman219b41a2024-05-04 19:42:57 +0000[diff] [blame^]11CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3399-roc-pc-mezzanine"
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]12CONFIG_DM_RESET=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]13CONFIG_ROCKCHIP_RK3399=y
Jonas Karlmanf252a072023-07-28 11:38:38 +0000[diff] [blame]14CONFIG_ROCKCHIP_SPI_IMAGE=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]15CONFIG_TARGET_ROC_PC_RK3399=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]16CONFIG_DEBUG_UART_BASE=0xFF1A0000
17CONFIG_DEBUG_UART_CLOCK=24000000
Jagan Teki5d00e002020-06-04 20:21:40 +0530[diff] [blame]18CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]19CONFIG_SPL_SPI=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]20CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rinia77d6f82023-05-01 11:50:26 -0400[diff] [blame]21CONFIG_PCI=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]22CONFIG_DEBUG_UART=y
Jagan Teki4d459822020-07-07 19:20:48 +0530[diff] [blame]23# CONFIG_ANDROID_BOOT_IMAGE is not set
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]24CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-roc-pc-mezzanine.dtb"
25CONFIG_DISPLAY_BOARDINFO_LATE=y
Jonas Karlmanf252a072023-07-28 11:38:38 +0000[diff] [blame]26CONFIG_SPL_MAX_SIZE=0x40000
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]27CONFIG_SPL_PAD_TO=0x7f8000
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]28# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Jagan Teki59691962020-07-21 20:36:04 +0530[diff] [blame]29CONFIG_SPL_ENV_SUPPORT=y
Jagan Teki5d00e002020-06-04 20:21:40 +0530[diff] [blame]30CONFIG_SPL_SPI_LOAD=y
Jonas Karlmanf252a072023-07-28 11:38:38 +0000[diff] [blame]31CONFIG_SYS_SPI_U_BOOT_OFFS=0xE0000
Quentin Schulz95edee72023-06-21 18:02:52 +0200[diff] [blame]32CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]33CONFIG_TPL=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]34CONFIG_CMD_BOOTZ=y
35CONFIG_CMD_GPT=y
36CONFIG_CMD_MMC=y
Jagan Teki77c31a82020-05-09 22:26:23 +0530[diff] [blame]37CONFIG_CMD_PCI=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]38CONFIG_CMD_USB=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]39# CONFIG_CMD_SETEXPR is not set
40CONFIG_CMD_TIME=y
41CONFIG_SPL_OF_CONTROL=y
Jonas Karlman6a6b4f52024-04-30 15:30:24 +0000[diff] [blame]42CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Jagan Tekib3e10862020-06-04 20:21:39 +0530[diff] [blame]43CONFIG_ENV_IS_IN_SPI_FLASH=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]44CONFIG_SYS_RELOC_GD_ENV_ADDR=y
45CONFIG_ROCKCHIP_GPIO=y
46CONFIG_SYS_I2C_ROCKCHIP=y
Jonas Karlmane260dd82024-05-01 16:22:31 +0000[diff] [blame]47CONFIG_ROCKCHIP_IODOMAIN=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]48CONFIG_MMC_DW=y
49CONFIG_MMC_DW_ROCKCHIP=y
50CONFIG_MMC_SDHCI=y
Jonas Karlmane260dd82024-05-01 16:22:31 +0000[diff] [blame]51CONFIG_MMC_SDHCI_SDMA=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]52CONFIG_MMC_SDHCI_ROCKCHIP=y
Hugh Cole-Baker43f162d2020-11-22 13:03:45 +0000[diff] [blame]53CONFIG_SF_DEFAULT_BUS=1
Jonas Karlmane260dd82024-05-01 16:22:31 +0000[diff] [blame]54CONFIG_SPI_FLASH_SFDP_SUPPORT=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]55CONFIG_SPI_FLASH_WINBOND=y
Jonas Karlmane260dd82024-05-01 16:22:31 +0000[diff] [blame]56CONFIG_PHY_REALTEK=y
57CONFIG_DM_ETH_PHY=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]58CONFIG_ETH_DESIGNWARE=y
59CONFIG_GMAC_ROCKCHIP=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]60CONFIG_NVME_PCI=y
Jagan Tekibe6bbd22020-05-26 11:35:16 +0800[diff] [blame]61CONFIG_PHY_ROCKCHIP_INNO_USB2=y
62CONFIG_PHY_ROCKCHIP_TYPEC=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]63CONFIG_PMIC_RK8XX=y
64CONFIG_REGULATOR_PWM=y
Jonas Karlman20e63412024-04-30 15:30:25 +0000[diff] [blame]65CONFIG_SPL_DM_REGULATOR_FIXED=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]66CONFIG_REGULATOR_RK8XX=y
67CONFIG_PWM_ROCKCHIP=y
Jagan Teki0c7933d2020-07-14 01:36:35 +0530[diff] [blame]68# CONFIG_RAM_ROCKCHIP_DEBUG is not set
Jagan Teki2da26d72022-12-14 23:20:48 +0530[diff] [blame]69CONFIG_RAM_ROCKCHIP_LPDDR4=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]70CONFIG_BAUDRATE=1500000
71CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]72CONFIG_SYS_NS16550_MEM32=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]73CONFIG_ROCKCHIP_SPI=y
74CONFIG_SYSRESET=y
75CONFIG_USB=y
76CONFIG_USB_XHCI_HCD=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]77CONFIG_USB_EHCI_HCD=y
78CONFIG_USB_EHCI_GENERIC=y
Jagan Tekibe6bbd22020-05-26 11:35:16 +0800[diff] [blame]79CONFIG_USB_DWC3=y
80CONFIG_USB_DWC3_GENERIC=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]81CONFIG_USB_KEYBOARD=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]82CONFIG_USB_HOST_ETHER=y
83CONFIG_USB_ETHER_ASIX=y
84CONFIG_USB_ETHER_ASIX88179=y
85CONFIG_USB_ETHER_MCS7830=y
86CONFIG_USB_ETHER_RTL8152=y
87CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]88CONFIG_USB_GADGET=y
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]89CONFIG_VIDEO=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]90CONFIG_DISPLAY=y
91CONFIG_VIDEO_ROCKCHIP=y
92CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]93CONFIG_ERRNO_STR=y