blob: 51bca40e34f2d02514078ef185204593175bfc0c [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Michal Simek21d62e62007-03-27 00:32:16 +02002/*
3 * (C) Copyright 2007 Michal Simek
4 *
5 * Michal SIMEK <monstr@monstr.eu>
6 *
Stephan Linz2dd5cb12012-02-25 00:48:33 +00007 * CAUTION: This file is a faked configuration !!!
8 * There is no real target for the microblaze-generic
9 * configuration. You have to replace this file with
10 * the generated file from your Xilinx design flow.
Michal Simek21d62e62007-03-27 00:32:16 +020011 */
Michal Simek952d5142007-03-11 13:42:58 +010012
Michal Simek0d141652008-12-19 13:25:55 +010013#define XILINX_BOARD_NAME microblaze-generic
14
Michal Simek95945832007-05-05 18:54:42 +020015/* Microblaze is microblaze_0 */
Michal Simek603aa742007-05-07 17:11:09 +020016#define XILINX_FSL_NUMBER 3
Michal Simek95945832007-05-05 18:54:42 +020017
Michal Simek603aa742007-05-07 17:11:09 +020018/* GPIO is LEDs_4Bit*/
19#define XILINX_GPIO_BASEADDR 0x40000000
20
21/* Flash Memory is FLASH_2Mx32 */
Michal Simek9251df32007-04-21 20:53:31 +020022#define XILINX_FLASH_START 0x2c000000
Michal Simek1f0c40c2007-03-26 01:39:07 +020023#define XILINX_FLASH_SIZE 0x00800000
24
Michal Simek80e045f2013-04-22 11:23:16 +020025/* Watchdog IP is wxi_timebase_wdt_0 */
26#define XILINX_WATCHDOG_BASEADDR 0x50000000
27#define XILINX_WATCHDOG_IRQ 1