blob: 0f8033f5b42012e921e0d88f4b60e0fb0f8ed7d2 [file] [log] [blame]
Prabhakar Kushwaha55432502016-06-03 18:41:34 +05301/*
2 * Copyright 2016 Freescale Semiconductor
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef __LS1012A_COMMON_H
8#define __LS1012A_COMMON_H
9
10#define CONFIG_FSL_LAYERSCAPE
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053011#define CONFIG_GICV2
12
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053013#include <asm/arch/config.h>
Bharat Bhushanc8651312017-03-22 12:06:29 +053014#include <asm/arch/stream_id_lsch2.h>
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053015
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053016#define CONFIG_DISPLAY_BOARDINFO_LATE
17
Hou Zhiqiang3f91cda2017-01-10 16:44:15 +080018#define CONFIG_SYS_CLK_FREQ 125000000
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053019
20#define CONFIG_SKIP_LOWLEVEL_INIT
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053021
22#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0)
23#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000)
24
25#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
26#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
27#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
Prabhakar Kushwaha1fb2f112017-01-30 17:05:22 +053028#define CONFIG_SYS_DDR_BLOCK2_BASE 0x880000000ULL
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053029
30/* Generic Timer Definitions */
Yuantian Tang8d7d8202017-10-12 14:29:26 +080031#define COUNTER_FREQUENCY 25000000 /* 25MHz */
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053032
33/* CSU */
34#define CONFIG_LAYERSCAPE_NS_ACCESS
35
36/* Size of malloc() pool */
37#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
38
39/*SPI device */
40#ifdef CONFIG_QSPI_BOOT
41#define CONFIG_SYS_QE_FW_IN_SPIFLASH
42#define CONFIG_SYS_FMAN_FW_ADDR 0x400d0000
43#define CONFIG_ENV_SPI_BUS 0
44#define CONFIG_ENV_SPI_CS 0
45#define CONFIG_ENV_SPI_MAX_HZ 1000000
46#define CONFIG_ENV_SPI_MODE 0x03
47#define CONFIG_SPI_FLASH_SPANSION
48#define CONFIG_FSL_SPI_INTERFACE
49#define CONFIG_SF_DATAFLASH
50
51#define CONFIG_FSL_QSPI
52#define QSPI0_AMBA_BASE 0x40000000
53#define CONFIG_SPI_FLASH_SPANSION
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053054
Suresh Gupta2c31d722017-04-25 14:51:38 +053055#define FSL_QSPI_FLASH_SIZE SZ_64M
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053056#define FSL_QSPI_FLASH_NUM 2
57
58/*
59 * Environment
60 */
61#define CONFIG_ENV_OVERWRITE
62
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053063#define CONFIG_ENV_SIZE 0x40000 /* 256KB */
Bhaskar Upadhaya11385d82017-11-14 05:05:10 +053064#define CONFIG_ENV_OFFSET 0x300000 /* 3MB */
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053065#define CONFIG_ENV_SECT_SIZE 0x40000
66#endif
67
Yuantian Tang932c5b12018-01-03 15:53:10 +080068/* SATA */
69#define CONFIG_SCSI_AHCI_PLAT
70
71#define CONFIG_SYS_SATA AHCI_BASE_ADDR
72
73#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
74#define CONFIG_SYS_SCSI_MAX_LUN 1
75#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
76 CONFIG_SYS_SCSI_MAX_LUN)
77
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053078/* I2C */
79#define CONFIG_SYS_I2C
80#define CONFIG_SYS_I2C_MXC
81#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
82#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
83
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053084#define CONFIG_SYS_NS16550_SERIAL
85#define CONFIG_SYS_NS16550_REG_SIZE 1
Hou Zhiqiang3f91cda2017-01-10 16:44:15 +080086#define CONFIG_SYS_NS16550_CLK (get_serial_clock())
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053087
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053088#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
89
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053090#define CONFIG_SYS_HZ 1000
91
92#define CONFIG_HWCONFIG
93#define HWCONFIG_BUFFER_SIZE 128
94
Rajesh Bhagatd59447a2017-11-30 16:44:38 +053095#ifndef CONFIG_SPL_BUILD
96#define BOOT_TARGET_DEVICES(func) \
Yuantian Tang932c5b12018-01-03 15:53:10 +080097 func(SCSI, scsi, 0) \
Rajesh Bhagatd59447a2017-11-30 16:44:38 +053098 func(MMC, mmc, 0) \
99 func(USB, usb, 0)
100#include <config_distro_bootcmd.h>
101#endif
102
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530103/* Initial environment variables */
104#define CONFIG_EXTRA_ENV_SETTINGS \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530105 "verify=no\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530106 "loadaddr=0x80100000\0" \
107 "kernel_addr=0x100000\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530108 "fdt_high=0xffffffffffffffff\0" \
109 "initrd_high=0xffffffffffffffff\0" \
Bhaskar Upadhaya11385d82017-11-14 05:05:10 +0530110 "kernel_start=0x1000000\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530111 "kernel_load=0xa0000000\0" \
112 "kernel_size=0x2800000\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530113
Rajesh Bhagatd59447a2017-11-30 16:44:38 +0530114#undef CONFIG_BOOTCOMMAND
Calvin Johnson0e6101a2018-03-08 15:30:35 +0530115#define CONFIG_BOOTCOMMAND "pfe stop; sf probe 0:0; sf read $kernel_load "\
116 "$kernel_start $kernel_size && "\
117 "bootm $kernel_load"
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530118
119/* Monitor Command Prompt */
120#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530121#define CONFIG_SYS_MAXARGS 64 /* max command args */
122
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530123#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
124
Simon Glass89e0a3a2017-05-17 08:23:10 -0600125#include <asm/arch/soc.h>
126
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530127#endif /* __LS1012A_COMMON_H */