blob: 42bbc028d385ce54b7b411b70cf1ac6207be99a8 [file] [log] [blame]
Prabhakar Kushwaha55432502016-06-03 18:41:34 +05301/*
2 * Copyright 2016 Freescale Semiconductor
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef __LS1012A_COMMON_H
8#define __LS1012A_COMMON_H
9
10#define CONFIG_FSL_LAYERSCAPE
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053011#define CONFIG_GICV2
12
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053013#include <asm/arch/config.h>
Bharat Bhushanc8651312017-03-22 12:06:29 +053014#include <asm/arch/stream_id_lsch2.h>
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053015
16#define CONFIG_SUPPORT_RAW_INITRD
17
18#define CONFIG_DISPLAY_BOARDINFO_LATE
19
20#define CONFIG_SYS_TEXT_BASE 0x40100000
21
Hou Zhiqiang3f91cda2017-01-10 16:44:15 +080022#define CONFIG_SYS_CLK_FREQ 125000000
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053023
24#define CONFIG_SKIP_LOWLEVEL_INIT
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053025
26#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_FSL_OCRAM_BASE + 0xfff0)
27#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_DDR_SDRAM_BASE + 0x10000000)
28
29#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
30#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
31#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
Prabhakar Kushwaha1fb2f112017-01-30 17:05:22 +053032#define CONFIG_SYS_DDR_BLOCK2_BASE 0x880000000ULL
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053033
34/* Generic Timer Definitions */
35#define COUNTER_FREQUENCY CONFIG_SYS_CLK_FREQ/4 /* 25MHz */
36
37/* CSU */
38#define CONFIG_LAYERSCAPE_NS_ACCESS
39
40/* Size of malloc() pool */
41#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
42
43/*SPI device */
44#ifdef CONFIG_QSPI_BOOT
45#define CONFIG_SYS_QE_FW_IN_SPIFLASH
46#define CONFIG_SYS_FMAN_FW_ADDR 0x400d0000
47#define CONFIG_ENV_SPI_BUS 0
48#define CONFIG_ENV_SPI_CS 0
49#define CONFIG_ENV_SPI_MAX_HZ 1000000
50#define CONFIG_ENV_SPI_MODE 0x03
51#define CONFIG_SPI_FLASH_SPANSION
52#define CONFIG_FSL_SPI_INTERFACE
53#define CONFIG_SF_DATAFLASH
54
55#define CONFIG_FSL_QSPI
56#define QSPI0_AMBA_BASE 0x40000000
57#define CONFIG_SPI_FLASH_SPANSION
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053058
Suresh Gupta2c31d722017-04-25 14:51:38 +053059#define FSL_QSPI_FLASH_SIZE SZ_64M
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053060#define FSL_QSPI_FLASH_NUM 2
61
62/*
63 * Environment
64 */
65#define CONFIG_ENV_OVERWRITE
66
67#define CONFIG_ENV_IS_IN_SPI_FLASH
68#define CONFIG_ENV_SIZE 0x40000 /* 256KB */
69#define CONFIG_ENV_OFFSET 0x200000 /* 2MB */
70#define CONFIG_ENV_SECT_SIZE 0x40000
71#endif
72
73/* I2C */
74#define CONFIG_SYS_I2C
75#define CONFIG_SYS_I2C_MXC
76#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
77#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
78
79#define CONFIG_CONS_INDEX 1
80#define CONFIG_SYS_NS16550_SERIAL
81#define CONFIG_SYS_NS16550_REG_SIZE 1
Hou Zhiqiang3f91cda2017-01-10 16:44:15 +080082#define CONFIG_SYS_NS16550_CLK (get_serial_clock())
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053083
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053084#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
85
86/* Command line configuration */
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053087#undef CONFIG_CMD_IMLS
88
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053089#define CONFIG_SYS_HZ 1000
90
91#define CONFIG_HWCONFIG
92#define HWCONFIG_BUFFER_SIZE 128
93
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053094/* Initial environment variables */
95#define CONFIG_EXTRA_ENV_SETTINGS \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053096 "verify=no\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053097 "loadaddr=0x80100000\0" \
98 "kernel_addr=0x100000\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +053099 "fdt_high=0xffffffffffffffff\0" \
100 "initrd_high=0xffffffffffffffff\0" \
101 "kernel_start=0xa00000\0" \
102 "kernel_load=0xa0000000\0" \
103 "kernel_size=0x2800000\0" \
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530104
105#define CONFIG_BOOTARGS "console=ttyS0,115200 root=/dev/ram0 " \
Pratiyush Srivastava922a1292016-10-10 18:45:15 +0530106 "earlycon=uart8250,mmio,0x21c0500 quiet lpj=250000"
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530107#define CONFIG_BOOTCOMMAND "sf probe 0:0; sf read $kernel_load "\
108 "$kernel_start $kernel_size && "\
109 "bootm $kernel_load"
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530110
111/* Monitor Command Prompt */
112#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
113#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
114 sizeof(CONFIG_SYS_PROMPT) + 16)
115#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
116#define CONFIG_SYS_LONGHELP
117#define CONFIG_CMDLINE_EDITING 1
118#define CONFIG_AUTO_COMPLETE
119#define CONFIG_SYS_MAXARGS 64 /* max command args */
120
121#define CONFIG_PANIC_HANG
122#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
123
Simon Glass89e0a3a2017-05-17 08:23:10 -0600124#include <asm/arch/soc.h>
125
Prabhakar Kushwaha55432502016-06-03 18:41:34 +0530126#endif /* __LS1012A_COMMON_H */