Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 061e9eaf9e616d9c6f005888515383618ce55c60 / . / arch / x86 / dts / chromebook_link.dts
blob: e2c722dd95bcc256fa8c1d3318345885fa17ed74 [file] [log] [blame]
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]1/dts-v1/;
2
Bin Mengaea05d82014-12-24 13:06:39 +0800[diff] [blame]3/include/ "skeleton.dtsi"
Simon Glass3356cad2015-11-11 10:05:43 -0700[diff] [blame]4/include/ "keyboard.dtsi"
Bin Meng82db36c2014-12-24 13:06:38 +0800[diff] [blame]5/include/ "serial.dtsi"
Bin Meng770fd332015-07-15 16:23:39 +0800[diff] [blame]6/include/ "rtc.dtsi"
Bin Meng38de0202015-11-13 00:11:22 -0800[diff] [blame]7/include/ "tsc_timer.dtsi"
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]8
9/ {
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]10 model = "Google Link";
11 compatible = "google,link", "intel,celeron-ivybridge";
12
Simon Glass7f9f6a92015-01-19 22:16:13 -0700[diff] [blame]13 aliases {
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]14 spi0 = "/pci/pch/spi";
Simon Glass7f9f6a92015-01-19 22:16:13 -0700[diff] [blame]15 };
16
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]17 config {
18 silent_console = <0>;
19 };
20
Simon Glass1fad1462014-10-10 07:49:19 -0600[diff] [blame]21 gpioa {
22 compatible = "intel,ich6-gpio";
Simon Glass9a447682014-11-12 22:42:25 -0700[diff] [blame]23 u-boot,dm-pre-reloc;
Simon Glass1fad1462014-10-10 07:49:19 -0600[diff] [blame]24 reg = <0 0x10>;
25 bank-name = "A";
26 };
27
28 gpiob {
29 compatible = "intel,ich6-gpio";
Simon Glass9a447682014-11-12 22:42:25 -0700[diff] [blame]30 u-boot,dm-pre-reloc;
Simon Glass1fad1462014-10-10 07:49:19 -0600[diff] [blame]31 reg = <0x30 0x10>;
32 bank-name = "B";
33 };
34
35 gpioc {
36 compatible = "intel,ich6-gpio";
Simon Glass9a447682014-11-12 22:42:25 -0700[diff] [blame]37 u-boot,dm-pre-reloc;
Simon Glass1fad1462014-10-10 07:49:19 -0600[diff] [blame]38 reg = <0x40 0x10>;
39 bank-name = "C";
40 };
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]41
Bin Mengaea05d82014-12-24 13:06:39 +0800[diff] [blame]42 chosen {
43 stdout-path = "/serial";
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]44 };
45
Simon Glass3356cad2015-11-11 10:05:43 -0700[diff] [blame]46 keyboard {
47 intel,duplicate-por;
48 };
49
Simon Glass268eefd2014-11-12 22:42:28 -0700[diff] [blame]50 spd {
51 compatible = "memory-spd";
52 #address-cells = <1>;
53 #size-cells = <0>;
54 elpida_4Gb_1600_x16 {
55 reg = <0>;
56 data = [92 10 0b 03 04 19 02 02
57 03 52 01 08 0a 00 fe 00
58 69 78 69 3c 69 11 18 81
59 20 08 3c 3c 01 40 83 81
60 00 00 00 00 00 00 00 00
61 00 00 00 00 00 00 00 00
62 00 00 00 00 00 00 00 00
63 00 00 00 00 0f 11 42 00
64 00 00 00 00 00 00 00 00
65 00 00 00 00 00 00 00 00
66 00 00 00 00 00 00 00 00
67 00 00 00 00 00 00 00 00
68 00 00 00 00 00 00 00 00
69 00 00 00 00 00 00 00 00
70 00 00 00 00 00 02 fe 00
71 11 52 00 00 00 07 7f 37
72 45 42 4a 32 30 55 47 36
73 45 42 55 30 2d 47 4e 2d
74 46 20 30 20 02 fe 00 00
75 00 00 00 00 00 00 00 00
76 00 00 00 00 00 00 00 00
77 00 00 00 00 00 00 00 00
78 00 00 00 00 00 00 00 00
79 00 00 00 00 00 00 00 00
80 00 00 00 00 00 00 00 00
81 00 00 00 00 00 00 00 00
82 00 00 00 00 00 00 00 00
83 00 00 00 00 00 00 00 00
84 00 00 00 00 00 00 00 00
85 00 00 00 00 00 00 00 00
86 00 00 00 00 00 00 00 00
87 00 00 00 00 00 00 00 00];
88 };
89 samsung_4Gb_1600_1.35v_x16 {
90 reg = <1>;
91 data = [92 11 0b 03 04 19 02 02
92 03 11 01 08 0a 00 fe 00
93 69 78 69 3c 69 11 18 81
94 f0 0a 3c 3c 01 40 83 01
95 00 80 00 00 00 00 00 00
96 00 00 00 00 00 00 00 00
97 00 00 00 00 00 00 00 00
98 00 00 00 00 0f 11 02 00
99 00 00 00 00 00 00 00 00
100 00 00 00 00 00 00 00 00
101 00 00 00 00 00 00 00 00
102 00 00 00 00 00 00 00 00
103 00 00 00 00 00 00 00 00
104 00 00 00 00 00 00 00 00
105 00 00 00 00 00 80 ce 01
106 00 00 00 00 00 00 6a 04
107 4d 34 37 31 42 35 36 37
108 34 42 48 30 2d 59 4b 30
109 20 20 00 00 80 ce 00 00
110 00 00 00 00 00 00 00 00
111 00 00 00 00 00 00 00 00
112 00 00 00 00 00 00 00 00
113 00 00 00 00 00 00 00 00
114 00 00 00 00 00 00 00 00
115 00 00 00 00 00 00 00 00
116 00 00 00 00 00 00 00 00
117 00 00 00 00 00 00 00 00
118 00 00 00 00 00 00 00 00
119 00 00 00 00 00 00 00 00
120 00 00 00 00 00 00 00 00
121 00 00 00 00 00 00 00 00
122 00 00 00 00 00 00 00 00];
123 };
124 micron_4Gb_1600_1.35v_x16 {
125 reg = <2>;
126 data = [92 11 0b 03 04 19 02 02
127 03 11 01 08 0a 00 fe 00
128 69 78 69 3c 69 11 18 81
129 20 08 3c 3c 01 40 83 05
130 00 00 00 00 00 00 00 00
131 00 00 00 00 00 00 00 00
132 00 00 00 00 00 00 00 00
133 00 00 00 00 0f 01 02 00
134 00 00 00 00 00 00 00 00
135 00 00 00 00 00 00 00 00
136 00 00 00 00 00 00 00 00
137 00 00 00 00 00 00 00 00
138 00 00 00 00 00 00 00 00
139 00 00 00 00 00 00 00 00
140 00 00 00 00 00 80 2c 00
141 00 00 00 00 00 00 ad 75
142 34 4b 54 46 32 35 36 36
143 34 48 5a 2d 31 47 36 45
144 31 20 45 31 80 2c 00 00
145 00 00 00 00 00 00 00 00
146 00 00 00 00 00 00 00 00
147 00 00 00 00 00 00 00 00
148 ff ff ff ff ff ff ff ff
149 ff ff ff ff ff ff ff ff
150 ff ff ff ff ff ff ff ff
151 ff ff ff ff ff ff ff ff
152 ff ff ff ff ff ff ff ff
153 ff ff ff ff ff ff ff ff
154 ff ff ff ff ff ff ff ff
155 ff ff ff ff ff ff ff ff
156 ff ff ff ff ff ff ff ff
157 ff ff ff ff ff ff ff ff];
158 };
159 };
160
Simon Glasseec39ba2014-11-14 18:18:36 -0700[diff] [blame]161 pci {
Simon Glass3da658a2015-03-05 12:25:32 -0700[diff] [blame]162 compatible = "intel,pci-ivybridge", "pci-x86";
163 #address-cells = <3>;
164 #size-cells = <2>;
165 u-boot,dm-pre-reloc;
166 ranges = <0x02000000 0x0 0xe0000000 0xe0000000 0 0x10000000
167 0x42000000 0x0 0xd0000000 0xd0000000 0 0x10000000
168 0x01000000 0x0 0x1000 0x1000 0 0xefff>;
Simon Glass061e9ea2016-01-17 16:11:15 -0700[diff] [blame^]169
170 northbridge@0,0 {
171 reg = <0x00000000 0 0 0 0>;
172 compatible = "intel,bd82x6x-northbridge";
173 u-boot,dm-pre-reloc;
174 };
175
Simon Glass585be5f2014-11-14 18:18:39 -0700[diff] [blame]176 sata {
177 compatible = "intel,pantherpoint-ahci";
178 intel,sata-mode = "ahci";
179 intel,sata-port-map = <1>;
180 intel,sata-port0-gen3-tx = <0x00880a7f>;
181 };
182
Simon Glass85ff0b12014-11-14 20:56:37 -0700[diff] [blame]183 gma {
184 compatible = "intel,gma";
185 intel,dp_hotplug = <0 0 0x06>;
186 intel,panel-port-select = <1>;
187 intel,panel-power-cycle-delay = <6>;
188 intel,panel-power-up-delay = <2000>;
189 intel,panel-power-down-delay = <500>;
190 intel,panel-power-backlight-on-delay = <2000>;
191 intel,panel-power-backlight-off-delay = <2000>;
192 intel,cpu-backlight = <0x00000200>;
193 intel,pch-backlight = <0x04000000>;
194 };
195
Simon Glass32761632016-01-18 20:19:21 -0700[diff] [blame]196 pch@1f,0 {
Simon Glasse0e7b362015-03-05 12:25:33 -0700[diff] [blame]197 reg = <0x0000f800 0 0 0 0>;
Simon Glass32761632016-01-18 20:19:21 -0700[diff] [blame]198 compatible = "intel,bd82x6x", "intel,pch9";
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]199 u-boot,dm-pre-reloc;
Simon Glasse4e56272014-10-10 07:30:13 -0600[diff] [blame]200 #address-cells = <1>;
201 #size-cells = <1>;
Simon Glassc1fd69e2014-11-14 18:18:37 -0700[diff] [blame]202 intel,pirq-routing = <0x8b 0x8a 0x8b 0x8b
203 0x80 0x80 0x80 0x80>;
204 intel,gpi-routing = <0 0 0 0 0 0 0 2
205 1 0 0 0 0 0 0 0>;
206 /* Enable EC SMI source */
207 intel,alt-gp-smi-enable = <0x0100>;
Simon Glass32761632016-01-18 20:19:21 -0700[diff] [blame]208
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]209 spi {
210 #address-cells = <1>;
211 #size-cells = <0>;
212 compatible = "intel,ich-spi";
213 spi-flash@0 {
214 #size-cells = <1>;
215 #address-cells = <1>;
216 reg = <0>;
217 compatible = "winbond,w25q64",
218 "spi-flash";
219 memory-map = <0xff800000 0x00800000>;
220 rw-mrc-cache {
221 label = "rw-mrc-cache";
222 reg = <0x003e0000 0x00010000>;
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]223 };
224 };
225 };
Simon Glasseec39ba2014-11-14 18:18:36 -0700[diff] [blame]226
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]227 lpc {
228 compatible = "intel,bd82x6x-lpc";
Simon Glasseec39ba2014-11-14 18:18:36 -0700[diff] [blame]229 #address-cells = <1>;
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]230 #size-cells = <0>;
Simon Glass044f1a02016-01-17 16:11:10 -0700[diff] [blame]231 u-boot,dm-pre-reloc;
Simon Glass62b37172016-01-17 16:11:11 -0700[diff] [blame]232 intel,gen-dec = <0x800 0xfc 0x900 0xfc>;
Simon Glass06e694f2015-03-26 09:29:29 -0600[diff] [blame]233 cros-ec@200 {
234 compatible = "google,cros-ec";
235 reg = <0x204 1 0x200 1 0x880 0x80>;
236
237 /*
238 * Describes the flash memory within
239 * the EC
240 */
241 #address-cells = <1>;
242 #size-cells = <1>;
243 flash@8000000 {
244 reg = <0x08000000 0x20000>;
245 erase-value = <0xff>;
246 };
Simon Glasseec39ba2014-11-14 18:18:36 -0700[diff] [blame]247 };
Simon Glasse4e56272014-10-10 07:30:13 -0600[diff] [blame]248 };
249 };
250 };
Simon Glass0c84eec2014-11-12 22:42:22 -0700[diff] [blame]251
Simon Glass11328532015-08-22 18:31:37 -0600[diff] [blame]252 tpm {
253 reg = <0xfed40000 0x5000>;
254 compatible = "infineon,slb9635lpc";
255 };
256
Simon Glass0c84eec2014-11-12 22:42:22 -0700[diff] [blame]257 microcode {
258 update@0 {
Simon Glass44679e72014-12-15 22:02:40 -0700[diff] [blame]259#include "microcode/m12306a9_0000001b.dtsi"
Simon Glass0c84eec2014-11-12 22:42:22 -0700[diff] [blame]260 };
261 };
262
Simon Glass791f61b2012-12-03 13:56:51 +0000[diff] [blame]263};