blob: aa78684b02fcfdb7070044ed5425af89ac937427 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Paul Kocialkowski3dee0002015-07-20 15:17:11 +02002/*
Paul Kocialkowski4db92762016-02-07 16:50:50 +01003 * LG Optimus Black codename sniper config
Paul Kocialkowski3dee0002015-07-20 15:17:11 +02004 *
5 * Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
Paul Kocialkowski3dee0002015-07-20 15:17:11 +02006 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11#include <asm/arch/cpu.h>
12#include <asm/arch/omap.h>
13
14/*
15 * CPU
16 */
17
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020018#define CONFIG_ARM_ARCH_CP15_ERRATA
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020019
20/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020021 * Board
22 */
23
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020024/*
25 * Clocks
26 */
27
28#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
29#define CONFIG_SYS_PTV 2
30
31#define V_NS16550_CLK 48000000
32#define V_OSCK 26000000
33#define V_SCLK (V_OSCK >> 1)
34
35/*
36 * DRAM
37 */
38
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020039#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
40#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
41
42/*
43 * Memory
44 */
45
Paul Kocialkowskid90f8832016-02-26 13:18:47 +010046#define CONFIG_SYS_SDRAM_BASE 0x80000000
47#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020048 GENERATED_GBL_DATA_SIZE)
49
50#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
51
52/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020053 * I2C
54 */
55
56#define CONFIG_SYS_I2C
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020057#define CONFIG_I2C_MULTI_BUS
58
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020059/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020060 * Input
61 */
62
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020063/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020064 * SPL
65 */
66
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020067#define CONFIG_SPL_TEXT_BASE 0x40200000
Tom Rinicfff4aa2016-08-26 13:30:43 -040068#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
69 CONFIG_SPL_TEXT_BASE)
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020070#define CONFIG_SPL_BSS_START_ADDR 0x80000000
71#define CONFIG_SPL_BSS_MAX_SIZE (512 * 1024)
72#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
73#define CONFIG_SYS_SPL_MALLOC_SIZE (1024 * 1024)
74#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
75
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020076#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
77#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
78
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020079#define CONFIG_SYS_CBSIZE 512
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020080
81/*
82 * Serial
83 */
84
Thomas Chou00ad1f02015-11-19 21:48:13 +080085#ifdef CONFIG_SPL_BUILD
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020086#define CONFIG_SYS_NS16550_SERIAL
87#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020088#endif
89
Thomas Chou52ac4432015-11-19 21:48:12 +080090#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020091#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020092
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020093#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, \
94 115200 }
95
96/*
97 * Environment
98 */
99
100#define CONFIG_ENV_SIZE (128 * 1024)
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200101
102#define CONFIG_ENV_OVERWRITE
103
104#define CONFIG_EXTRA_ENV_SETTINGS \
105 "kernel_addr_r=0x82000000\0" \
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100106 "loadaddr=0x82000000\0" \
107 "fdt_addr_r=0x88000000\0" \
108 "fdtaddr=0x88000000\0" \
109 "ramdisk_addr_r=0x88080000\0" \
110 "pxefile_addr_r=0x80100000\0" \
111 "scriptaddr=0x80000000\0" \
112 "bootm_size=0x10000000\0" \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200113 "boot_mmc_dev=0\0" \
114 "kernel_mmc_part=3\0" \
115 "recovery_mmc_part=4\0" \
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100116 "fdtfile=omap3-sniper.dtb\0" \
117 "bootfile=/boot/extlinux/extlinux.conf\0" \
Paul Kocialkowskic6b6c7f2016-03-29 14:16:21 +0200118 "bootargs=console=ttyO2,115200 vram=5M,0x9FA00000 omapfb.vram=0:5M\0"
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200119
120/*
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100121 * ATAGs
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200122 */
123
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200124#define CONFIG_SETUP_MEMORY_TAGS
125#define CONFIG_CMDLINE_TAG
126#define CONFIG_INITRD_TAG
127#define CONFIG_REVISION_TAG
Paul Kocialkowskic29a72f2015-07-20 15:17:14 +0200128#define CONFIG_SERIAL_TAG
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200129
130/*
131 * Boot
132 */
133
134#define CONFIG_SYS_LOAD_ADDR 0x82000000
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200135
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200136#define CONFIG_BOOTCOMMAND \
137 "setenv boot_mmc_part ${kernel_mmc_part}; " \
Paul Kocialkowski248b7912015-07-20 15:17:12 +0200138 "if test reboot-${reboot-mode} = reboot-r; then " \
139 "echo recovery; setenv boot_mmc_part ${recovery_mmc_part}; fi; " \
Paul Kocialkowski46f99102015-07-20 15:17:15 +0200140 "if test reboot-${reboot-mode} = reboot-b; then " \
141 "echo fastboot; fastboot 0; fi; " \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200142 "part start mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_start; " \
143 "part size mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_size; " \
144 "mmc dev ${boot_mmc_dev}; " \
145 "mmc read ${kernel_addr_r} ${boot_mmc_start} ${boot_mmc_size} && " \
146 "bootm ${kernel_addr_r};"
147
148/*
149 * Defaults
150 */
151
152#include <config_defaults.h>
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200153
154#endif