blob: 347ba2e1e6c9df135eb576d01ad5fe76cc11ba42 [file] [log] [blame]
Juan Castillo0c70c572014-08-12 13:04:43 +01001/*
Alexei Fedorovaad60c82020-01-10 14:24:17 +00002 * Copyright (c) 2014-2020, ARM Limited and Contributors. All rights reserved.
Dan Handleyed6ff952014-05-14 17:44:19 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Dan Handleyed6ff952014-05-14 17:44:19 +01005 */
6
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +01007#ifndef FVP_DEF_H
8#define FVP_DEF_H
9
Antonio Nino Diaze0f90632018-12-14 00:18:21 +000010#include <lib/utils_def.h>
Dan Handleyed6ff952014-05-14 17:44:19 +010011
Soby Mathew47e43f22016-02-01 14:04:34 +000012#ifndef FVP_CLUSTER_COUNT
Alexei Fedorovaad60c82020-01-10 14:24:17 +000013#error "FVP_CLUSTER_COUNT is not set in makefile"
Soby Mathew47e43f22016-02-01 14:04:34 +000014#endif
Jeenu Viswambharan75421132018-01-31 14:52:08 +000015
16#ifndef FVP_MAX_CPUS_PER_CLUSTER
Alexei Fedorovaad60c82020-01-10 14:24:17 +000017#error "FVP_MAX_CPUS_PER_CLUSTER is not set in makefile"
Jeenu Viswambharan75421132018-01-31 14:52:08 +000018#endif
Dan Handley2b6b5742015-03-19 19:17:53 +000019
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000020#ifndef FVP_MAX_PE_PER_CPU
Alexei Fedorovaad60c82020-01-10 14:24:17 +000021#error "FVP_MAX_PE_PER_CPU is not set in makefile"
Jeenu Viswambharan528d21b2016-11-15 13:53:57 +000022#endif
23
Dan Handley2b6b5742015-03-19 19:17:53 +000024#define FVP_PRIMARY_CPU 0x0
Juan Castillo0c70c572014-08-12 13:04:43 +010025
Soby Mathew7356b1e2016-03-24 10:12:42 +000026/* Defines for the Interconnect build selection */
27#define FVP_CCI 1
28#define FVP_CCN 2
29
Dan Handleyed6ff952014-05-14 17:44:19 +010030/*******************************************************************************
31 * FVP memory map related constants
32 ******************************************************************************/
33
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000034#define FLASH1_BASE UL(0x0c000000)
35#define FLASH1_SIZE UL(0x04000000)
Juan Castillo0c70c572014-08-12 13:04:43 +010036
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000037#define PSRAM_BASE UL(0x14000000)
38#define PSRAM_SIZE UL(0x04000000)
Juan Castillo42a617d2014-09-24 10:00:06 +010039
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000040#define VRAM_BASE UL(0x18000000)
41#define VRAM_SIZE UL(0x02000000)
Dan Handleyed6ff952014-05-14 17:44:19 +010042
43/* Aggregate of all devices in the first GB */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000044#define DEVICE0_BASE UL(0x20000000)
45#define DEVICE0_SIZE UL(0x0c200000)
Dan Handleyed6ff952014-05-14 17:44:19 +010046
Soby Mathew7356b1e2016-03-24 10:12:42 +000047/*
48 * In case of FVP models with CCN, the CCN register space overlaps into
49 * the NSRAM area.
50 */
51#if FVP_INTERCONNECT_DRIVER == FVP_CCN
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000052#define DEVICE1_BASE UL(0x2e000000)
53#define DEVICE1_SIZE UL(0x1A00000)
Soby Mathew7356b1e2016-03-24 10:12:42 +000054#else
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000055#define DEVICE1_BASE UL(0x2f000000)
56#define DEVICE1_SIZE UL(0x200000)
57#define NSRAM_BASE UL(0x2e000000)
58#define NSRAM_SIZE UL(0x10000)
Soby Mathew7356b1e2016-03-24 10:12:42 +000059#endif
Juan Castillo31a68f02015-04-14 12:49:03 +010060/* Devices in the second GB */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000061#define DEVICE2_BASE UL(0x7fe00000)
62#define DEVICE2_SIZE UL(0x00200000)
Juan Castillo31a68f02015-04-14 12:49:03 +010063
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000064#define PCIE_EXP_BASE UL(0x40000000)
65#define TZRNG_BASE UL(0x7fe60000)
Juan Castillobfb7fa62016-01-22 11:05:57 +000066
67/* Non-volatile counters */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000068#define TRUSTED_NVCTR_BASE UL(0x7fe70000)
69#define TFW_NVCTR_BASE (TRUSTED_NVCTR_BASE + UL(0x0000))
70#define TFW_NVCTR_SIZE UL(4)
71#define NTFW_CTR_BASE (TRUSTED_NVCTR_BASE + UL(0x0004))
72#define NTFW_CTR_SIZE UL(4)
Juan Castillo31a68f02015-04-14 12:49:03 +010073
74/* Keys */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000075#define SOC_KEYS_BASE UL(0x7fe80000)
76#define TZ_PUB_KEY_HASH_BASE (SOC_KEYS_BASE + UL(0x0000))
77#define TZ_PUB_KEY_HASH_SIZE UL(32)
78#define HU_KEY_BASE (SOC_KEYS_BASE + UL(0x0020))
79#define HU_KEY_SIZE UL(16)
80#define END_KEY_BASE (SOC_KEYS_BASE + UL(0x0044))
81#define END_KEY_SIZE UL(32)
Juan Castillof3e02182014-12-19 09:28:30 +000082
Dan Handley2b6b5742015-03-19 19:17:53 +000083/* Constants to distinguish FVP type */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000084#define HBI_BASE_FVP U(0x020)
85#define REV_BASE_FVP_V0 U(0x0)
86#define REV_BASE_FVP_REVC U(0x2)
Juan Castillof3e02182014-12-19 09:28:30 +000087
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000088#define HBI_FOUNDATION_FVP U(0x010)
89#define REV_FOUNDATION_FVP_V2_0 U(0x0)
90#define REV_FOUNDATION_FVP_V2_1 U(0x1)
91#define REV_FOUNDATION_FVP_v9_1 U(0x2)
92#define REV_FOUNDATION_FVP_v9_6 U(0x3)
Dan Handleyed6ff952014-05-14 17:44:19 +010093
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000094#define BLD_GIC_VE_MMAP U(0x0)
95#define BLD_GIC_A53A57_MMAP U(0x1)
Dan Handleyed6ff952014-05-14 17:44:19 +010096
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +000097#define ARCH_MODEL U(0x1)
Dan Handleyed6ff952014-05-14 17:44:19 +010098
99/* FVP Power controller base address*/
Sathees Balya50905c72018-10-05 13:30:59 +0100100#define PWRC_BASE UL(0x1c100000)
Dan Handleyed6ff952014-05-14 17:44:19 +0100101
Ryan Harkinf96fc8f2015-03-17 14:54:01 +0000102/* FVP SP804 timer frequency is 35 MHz*/
Juan Castillofd383b42015-12-01 16:10:15 +0000103#define SP804_TIMER_CLKMULT 1
104#define SP804_TIMER_CLKDIV 35
105
106/* SP810 controller. FVP specific flags */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +0000107#define FVP_SP810_CTRL_TIM0_OV BIT_32(16)
108#define FVP_SP810_CTRL_TIM1_OV BIT_32(18)
109#define FVP_SP810_CTRL_TIM2_OV BIT_32(20)
110#define FVP_SP810_CTRL_TIM3_OV BIT_32(22)
Dan Handleyed6ff952014-05-14 17:44:19 +0100111
112/*******************************************************************************
Dan Handleyed6ff952014-05-14 17:44:19 +0100113 * GIC-400 & interrupt handling related constants
114 ******************************************************************************/
115/* VE compatible GIC memory map */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +0000116#define VE_GICD_BASE UL(0x2c001000)
117#define VE_GICC_BASE UL(0x2c002000)
118#define VE_GICH_BASE UL(0x2c004000)
119#define VE_GICV_BASE UL(0x2c006000)
Dan Handleyed6ff952014-05-14 17:44:19 +0100120
121/* Base FVP compatible GIC memory map */
Antonio Nino Diazab5d2b12018-10-30 16:12:32 +0000122#define BASE_GICD_BASE UL(0x2f000000)
123#define BASE_GICR_BASE UL(0x2f100000)
124#define BASE_GICC_BASE UL(0x2c000000)
125#define BASE_GICH_BASE UL(0x2c010000)
126#define BASE_GICV_BASE UL(0x2c02f000)
Dan Handleyed6ff952014-05-14 17:44:19 +0100127
Vikram Kanigirif3bcea22015-06-24 17:51:09 +0100128#define FVP_IRQ_TZ_WDOG 56
129#define FVP_IRQ_SEC_SYS_TIMER 57
Soby Mathew69817f72014-07-14 15:43:21 +0100130
Soby Mathew69817f72014-07-14 15:43:21 +0100131
Dan Handleyed6ff952014-05-14 17:44:19 +0100132/*******************************************************************************
133 * TrustZone address space controller related constants
134 ******************************************************************************/
Dan Handleyed6ff952014-05-14 17:44:19 +0100135
Dan Handleyed6ff952014-05-14 17:44:19 +0100136/* NSAIDs used by devices in TZC filter 0 on FVP */
137#define FVP_NSAID_DEFAULT 0
138#define FVP_NSAID_PCI 1
139#define FVP_NSAID_VIRTIO 8 /* from FVP v5.6 onwards */
140#define FVP_NSAID_AP 9 /* Application Processors */
141#define FVP_NSAID_VIRTIO_OLD 15 /* until FVP v5.5 */
142
143/* NSAIDs used by devices in TZC filter 2 on FVP */
144#define FVP_NSAID_HDLCD0 2
145#define FVP_NSAID_CLCD 7
146
Roberto Vargasbcca6c62018-06-11 16:15:35 +0100147/*******************************************************************************
148 * Memprotect definitions
149 ******************************************************************************/
150/* PSCI memory protect definitions:
151 * This variable is stored in a non-secure flash because some ARM reference
152 * platforms do not have secure NVRAM. Real systems that provided MEM_PROTECT
153 * support must use a secure NVRAM to store the PSCI MEM_PROTECT definitions.
154 */
155#define PLAT_ARM_MEM_PROT_ADDR (V2M_FLASH0_BASE + \
156 V2M_FLASH0_SIZE - V2M_FLASH_BLOCK_SIZE)
157
Antonio Nino Diaz6f3ccc52018-07-20 09:17:26 +0100158#endif /* FVP_DEF_H */