blob: a2b2c06859b62ca524fe6f7ef03de133b969330b [file] [log] [blame]
Achin Gupta191e86e2014-05-09 10:03:15 +01001/*
Madhukar Pappireddy81e46872023-08-03 14:29:40 -05002 * Copyright (c) 2014-2023, Arm Limited and Contributors. All rights reserved.
Achin Gupta191e86e2014-05-09 10:03:15 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Achin Gupta191e86e2014-05-09 10:03:15 +01005 */
6
7#include <assert.h>
Achin Gupta191e86e2014-05-09 10:03:15 +01008#include <errno.h>
Antonio Nino Diaze0f90632018-12-14 00:18:21 +00009
10#include <common/bl_common.h>
11#include <bl31/interrupt_mgmt.h>
12#include <lib/el3_runtime/context_mgmt.h>
13#include <plat/common/platform.h>
Achin Gupta191e86e2014-05-09 10:03:15 +010014
15/*******************************************************************************
16 * Local structure and corresponding array to keep track of the state of the
17 * registered interrupt handlers for each interrupt type.
18 * The field descriptions are:
19 *
Louis Mayencourt1c819c32020-01-24 13:30:28 +000020 * 'scr_el3[2]' : Mapping of the routing model in the 'flags' field to the
21 * value of the SCR_EL3.IRQ or FIQ bit for each security state.
22 * There are two instances of this field corresponding to the
23 * two security states.
24 *
Achin Gupta191e86e2014-05-09 10:03:15 +010025 * 'flags' : Bit[0], Routing model for this interrupt type when execution is
26 * not in EL3 in the secure state. '1' implies that this
27 * interrupt will be routed to EL3. '0' implies that this
28 * interrupt will be routed to the current exception level.
29 *
30 * Bit[1], Routing model for this interrupt type when execution is
31 * not in EL3 in the non-secure state. '1' implies that this
32 * interrupt will be routed to EL3. '0' implies that this
33 * interrupt will be routed to the current exception level.
34 *
35 * All other bits are reserved and SBZ.
Achin Gupta191e86e2014-05-09 10:03:15 +010036 ******************************************************************************/
Arvind Ram Prakash29670e62024-03-04 16:33:27 -060037typedef struct {
Achin Gupta191e86e2014-05-09 10:03:15 +010038 interrupt_type_handler_t handler;
Louis Mayencourt1c819c32020-01-24 13:30:28 +000039 u_register_t scr_el3[2];
Achin Gupta191e86e2014-05-09 10:03:15 +010040 uint32_t flags;
Achin Gupta191e86e2014-05-09 10:03:15 +010041} intr_type_desc_t;
42
43static intr_type_desc_t intr_type_descs[MAX_INTR_TYPES];
44
45/*******************************************************************************
Soby Mathew58e32d12015-11-23 13:58:45 +000046 * This function validates the interrupt type.
Achin Gupta191e86e2014-05-09 10:03:15 +010047 ******************************************************************************/
48static int32_t validate_interrupt_type(uint32_t type)
49{
Madhukar Pappireddy67ac77c2023-09-06 16:50:22 -050050 if (plat_ic_has_interrupt_type(type)) {
Soby Mathew58e32d12015-11-23 13:58:45 +000051 return 0;
Madhukar Pappireddy81e46872023-08-03 14:29:40 -050052 }
Achin Gupta191e86e2014-05-09 10:03:15 +010053
Soby Mathew58e32d12015-11-23 13:58:45 +000054 return -EINVAL;
Achin Gupta191e86e2014-05-09 10:03:15 +010055}
56
57/*******************************************************************************
58* This function validates the routing model for this type of interrupt
59 ******************************************************************************/
60static int32_t validate_routing_model(uint32_t type, uint32_t flags)
61{
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +010062 uint32_t rm_flags = (flags >> INTR_RM_FLAGS_SHIFT) & INTR_RM_FLAGS_MASK;
Achin Gupta191e86e2014-05-09 10:03:15 +010063
64 if (type == INTR_TYPE_S_EL1)
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +010065 return validate_sel1_interrupt_rm(rm_flags);
Achin Gupta191e86e2014-05-09 10:03:15 +010066
67 if (type == INTR_TYPE_NS)
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +010068 return validate_ns_interrupt_rm(rm_flags);
Achin Gupta191e86e2014-05-09 10:03:15 +010069
Soby Mathew58e32d12015-11-23 13:58:45 +000070 if (type == INTR_TYPE_EL3)
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +010071 return validate_el3_interrupt_rm(rm_flags);
Soby Mathew58e32d12015-11-23 13:58:45 +000072
Achin Gupta191e86e2014-05-09 10:03:15 +010073 return -EINVAL;
74}
75
76/*******************************************************************************
77 * This function returns the cached copy of the SCR_EL3 which contains the
78 * routing model (expressed through the IRQ and FIQ bits) for a security state
79 * which was stored through a call to 'set_routing_model()' earlier.
80 ******************************************************************************/
Louis Mayencourt1c819c32020-01-24 13:30:28 +000081u_register_t get_scr_el3_from_routing_model(uint32_t security_state)
Achin Gupta191e86e2014-05-09 10:03:15 +010082{
Louis Mayencourt1c819c32020-01-24 13:30:28 +000083 u_register_t scr_el3;
Achin Gupta191e86e2014-05-09 10:03:15 +010084
Juan Castillof558cac2014-06-05 09:45:36 +010085 assert(sec_state_is_valid(security_state));
Achin Gupta191e86e2014-05-09 10:03:15 +010086 scr_el3 = intr_type_descs[INTR_TYPE_NS].scr_el3[security_state];
87 scr_el3 |= intr_type_descs[INTR_TYPE_S_EL1].scr_el3[security_state];
88 scr_el3 |= intr_type_descs[INTR_TYPE_EL3].scr_el3[security_state];
89 return scr_el3;
90}
91
92/*******************************************************************************
93 * This function uses the 'interrupt_type_flags' parameter to obtain the value
94 * of the trap bit (IRQ/FIQ) in the SCR_EL3 for a security state for this
95 * interrupt type. It uses it to update the SCR_EL3 in the cpu context and the
96 * 'intr_type_desc' for that security state.
97 ******************************************************************************/
98static void set_scr_el3_from_rm(uint32_t type,
99 uint32_t interrupt_type_flags,
100 uint32_t security_state)
101{
102 uint32_t flag, bit_pos;
103
104 flag = get_interrupt_rm_flag(interrupt_type_flags, security_state);
105 bit_pos = plat_interrupt_type_to_line(type, security_state);
Louis Mayencourt1c819c32020-01-24 13:30:28 +0000106 intr_type_descs[type].scr_el3[security_state] = (u_register_t)flag << bit_pos;
Juan Castillo53c51842015-10-30 14:53:24 +0000107
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100108 /*
109 * Update scr_el3 only if there is a context available. If not, it
Juan Castillo53c51842015-10-30 14:53:24 +0000110 * will be updated later during context initialization which will obtain
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100111 * the scr_el3 value to be used via get_scr_el3_from_routing_model()
112 */
113 if (cm_get_context(security_state) != NULL)
Juan Castillo53c51842015-10-30 14:53:24 +0000114 cm_write_scr_el3_bit(security_state, bit_pos, flag);
Achin Gupta191e86e2014-05-09 10:03:15 +0100115}
116
117/*******************************************************************************
118 * This function validates the routing model specified in the 'flags' and
119 * updates internal data structures to reflect the new routing model. It also
120 * updates the copy of SCR_EL3 for each security state with the new routing
121 * model in the 'cpu_context' structure for this cpu.
122 ******************************************************************************/
123int32_t set_routing_model(uint32_t type, uint32_t flags)
124{
125 int32_t rc;
126
127 rc = validate_interrupt_type(type);
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100128 if (rc != 0)
Achin Gupta191e86e2014-05-09 10:03:15 +0100129 return rc;
130
131 rc = validate_routing_model(type, flags);
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100132 if (rc != 0)
Achin Gupta191e86e2014-05-09 10:03:15 +0100133 return rc;
134
135 /* Update the routing model in internal data structures */
136 intr_type_descs[type].flags = flags;
137 set_scr_el3_from_rm(type, flags, SECURE);
138 set_scr_el3_from_rm(type, flags, NON_SECURE);
139
140 return 0;
141}
142
Soby Mathew47903c02015-01-13 15:48:26 +0000143/******************************************************************************
144 * This function disables the routing model of interrupt 'type' from the
145 * specified 'security_state' on the local core. The disable is in effect
146 * till the core powers down or till the next enable for that interrupt
147 * type.
148 *****************************************************************************/
149int disable_intr_rm_local(uint32_t type, uint32_t security_state)
150{
151 uint32_t bit_pos, flag;
152
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100153 assert(intr_type_descs[type].handler != NULL);
Soby Mathew47903c02015-01-13 15:48:26 +0000154
155 flag = get_interrupt_rm_flag(INTR_DEFAULT_RM, security_state);
156
157 bit_pos = plat_interrupt_type_to_line(type, security_state);
158 cm_write_scr_el3_bit(security_state, bit_pos, flag);
159
160 return 0;
161}
162
163/******************************************************************************
164 * This function enables the routing model of interrupt 'type' from the
165 * specified 'security_state' on the local core.
166 *****************************************************************************/
167int enable_intr_rm_local(uint32_t type, uint32_t security_state)
168{
169 uint32_t bit_pos, flag;
170
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100171 assert(intr_type_descs[type].handler != NULL);
Soby Mathew47903c02015-01-13 15:48:26 +0000172
173 flag = get_interrupt_rm_flag(intr_type_descs[type].flags,
174 security_state);
175
176 bit_pos = plat_interrupt_type_to_line(type, security_state);
177 cm_write_scr_el3_bit(security_state, bit_pos, flag);
178
179 return 0;
180}
181
Achin Gupta191e86e2014-05-09 10:03:15 +0100182/*******************************************************************************
183 * This function registers a handler for the 'type' of interrupt specified. It
184 * also validates the routing model specified in the 'flags' for this type of
185 * interrupt.
186 ******************************************************************************/
187int32_t register_interrupt_type_handler(uint32_t type,
188 interrupt_type_handler_t handler,
189 uint32_t flags)
190{
191 int32_t rc;
192
193 /* Validate the 'handler' parameter */
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100194 if (handler == NULL)
Achin Gupta191e86e2014-05-09 10:03:15 +0100195 return -EINVAL;
196
197 /* Validate the 'flags' parameter */
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100198 if ((flags & INTR_TYPE_FLAGS_MASK) != 0U)
Achin Gupta191e86e2014-05-09 10:03:15 +0100199 return -EINVAL;
200
201 /* Check if a handler has already been registered */
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100202 if (intr_type_descs[type].handler != NULL)
Achin Gupta191e86e2014-05-09 10:03:15 +0100203 return -EALREADY;
204
205 rc = set_routing_model(type, flags);
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100206 if (rc != 0)
Achin Gupta191e86e2014-05-09 10:03:15 +0100207 return rc;
208
209 /* Save the handler */
210 intr_type_descs[type].handler = handler;
211
212 return 0;
213}
214
215/*******************************************************************************
216 * This function is called when an interrupt is generated and returns the
217 * handler for the interrupt type (if registered). It returns NULL if the
218 * interrupt type is not supported or its handler has not been registered.
219 ******************************************************************************/
220interrupt_type_handler_t get_interrupt_type_handler(uint32_t type)
221{
Antonio Nino Diaze0b757d2018-08-24 16:30:29 +0100222 if (validate_interrupt_type(type) != 0)
Achin Gupta191e86e2014-05-09 10:03:15 +0100223 return NULL;
224
225 return intr_type_descs[type].handler;
226}
227