Gitiles
Code Review Sign In
git01.mediatek.com / filogic / atf / 48742f50ed33164bc1f29948c28240629bca05e7 / . / plat / arm / board / common / board_css_common.c
blob: c4e83a4273a15baaee753f2afcf1e7a659a1f38a [file] [log] [blame]
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]1/*
Roberto Vargas550eb082018-01-05 16:00:05 +0000[diff] [blame]2 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]3 *
dp-armfa3cf0b2017-05-03 09:38:09 +0100[diff] [blame]4 * SPDX-License-Identifier: BSD-3-Clause
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]5 */
6#include <arm_def.h>
7#include <plat_arm.h>
8
9/*
Sandrine Bailleux4a1267a2016-05-18 16:11:47 +0100[diff] [blame]10 * Table of memory regions for different BL stages to map using the MMU.
11 * This doesn't include Trusted SRAM as arm_setup_page_tables() already
12 * takes care of mapping it.
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]13 */
Masahiro Yamada441bfdd2016-12-25 23:36:24 +0900[diff] [blame]14#ifdef IMAGE_BL1
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]15const mmap_region_t plat_arm_mmap[] = {
16 ARM_MAP_SHARED_RAM,
Soby Mathew94273572018-03-07 11:32:04 +0000[diff] [blame]17 V2M_MAP_FLASH0_RW,
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]18 V2M_MAP_IOFPGA,
19 CSS_MAP_DEVICE,
20 SOC_CSS_MAP_DEVICE,
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100[diff] [blame]21#if TRUSTED_BOARD_BOOT
Sandrine Bailleuxd9160a52017-05-26 15:48:10 +0100[diff] [blame]22 /* Map DRAM to authenticate NS_BL2U image. */
Yatharth Kochar736a3bf2015-10-11 14:14:55 +0100[diff] [blame]23 ARM_MAP_NS_DRAM1,
24#endif
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]25 {0}
26};
27#endif
Masahiro Yamada441bfdd2016-12-25 23:36:24 +0900[diff] [blame]28#ifdef IMAGE_BL2
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]29const mmap_region_t plat_arm_mmap[] = {
30 ARM_MAP_SHARED_RAM,
Soby Mathew94273572018-03-07 11:32:04 +0000[diff] [blame]31 V2M_MAP_FLASH0_RW,
Roberto Vargasa1c16b62017-08-03 09:16:43 +0100[diff] [blame]32#ifdef PLAT_ARM_MEM_PROT_ADDR
33 ARM_V2M_MAP_MEM_PROTECT,
34#endif
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]35 V2M_MAP_IOFPGA,
36 CSS_MAP_DEVICE,
37 SOC_CSS_MAP_DEVICE,
38 ARM_MAP_NS_DRAM1,
Roberto Vargasf8fda102017-08-08 11:27:20 +0100[diff] [blame]39#ifdef AARCH64
40 ARM_MAP_DRAM2,
41#endif
Sandrine Bailleuxb260c3a2017-08-30 10:59:22 +0100[diff] [blame]42#ifdef SPD_tspd
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]43 ARM_MAP_TSP_SEC_MEM,
Sandrine Bailleuxb260c3a2017-08-30 10:59:22 +0100[diff] [blame]44#endif
Summer Qin9db8f2e2017-04-24 16:49:28 +0100[diff] [blame]45#ifdef SPD_opteed
Soby Mathew874fc9e2017-09-01 13:43:50 +0100[diff] [blame]46 ARM_MAP_OPTEE_CORE_MEM,
Summer Qin9db8f2e2017-04-24 16:49:28 +0100[diff] [blame]47 ARM_OPTEE_PAGEABLE_LOAD_MEM,
48#endif
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]49 {0}
50};
51#endif
Masahiro Yamada441bfdd2016-12-25 23:36:24 +0900[diff] [blame]52#ifdef IMAGE_BL2U
Yatharth Kochar3a11eda2015-10-14 15:28:11 +0100[diff] [blame]53const mmap_region_t plat_arm_mmap[] = {
54 ARM_MAP_SHARED_RAM,
55 CSS_MAP_DEVICE,
56 SOC_CSS_MAP_DEVICE,
57 {0}
58};
59#endif
Masahiro Yamada441bfdd2016-12-25 23:36:24 +0900[diff] [blame]60#ifdef IMAGE_BL31
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]61const mmap_region_t plat_arm_mmap[] = {
62 ARM_MAP_SHARED_RAM,
63 V2M_MAP_IOFPGA,
64 CSS_MAP_DEVICE,
Roberto Vargasa1c16b62017-08-03 09:16:43 +0100[diff] [blame]65#ifdef PLAT_ARM_MEM_PROT_ADDR
66 ARM_V2M_MAP_MEM_PROTECT,
67#endif
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]68 SOC_CSS_MAP_DEVICE,
69 {0}
70};
71#endif
Masahiro Yamada441bfdd2016-12-25 23:36:24 +0900[diff] [blame]72#ifdef IMAGE_BL32
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]73const mmap_region_t plat_arm_mmap[] = {
Yatharth Kochar2694cba2016-11-14 12:00:41 +0000[diff] [blame]74#ifdef AARCH32
75 ARM_MAP_SHARED_RAM,
Roberto Vargas550eb082018-01-05 16:00:05 +0000[diff] [blame]76#ifdef PLAT_ARM_MEM_PROT_ADDR
77 ARM_V2M_MAP_MEM_PROTECT,
78#endif
Yatharth Kochar2694cba2016-11-14 12:00:41 +0000[diff] [blame]79#endif
Dan Handley9df48042015-03-19 18:58:55 +0000[diff] [blame]80 V2M_MAP_IOFPGA,
81 CSS_MAP_DEVICE,
82 SOC_CSS_MAP_DEVICE,
83 {0}
84};
85#endif
86
87ARM_CASSERT_MMAP