blob: f8baa9d4a6167b849b306fddfb4b69fa2ae0ffea [file] [log] [blame]
Yann Gautier4ede20a2020-09-18 15:04:14 +02001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/*
Nicolas Le Bayon79c388e2020-09-25 17:25:09 +02003 * Copyright (c) 2019-2022, STMicroelectronics - All Rights Reserved
Yann Gautier4ede20a2020-09-18 15:04:14 +02004 * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
5 */
6
7#include <dt-bindings/clock/stm32mp1-clksrc.h>
8#include "stm32mp15-ddr3-1x4Gb-1066-binG.dtsi"
9
10/ {
Yann Gautierc55e2ee2023-10-18 14:17:04 +020011 aliases {
12 serial0 = &uart4;
13 serial1 = &usart3;
14 serial2 = &uart7;
15 };
16
Yann Gautier4ede20a2020-09-18 15:04:14 +020017 memory@c0000000 {
18 device_type = "memory";
19 reg = <0xc0000000 0x20000000>;
20 };
21
22 vin: vin {
23 compatible = "regulator-fixed";
24 regulator-name = "vin";
25 regulator-min-microvolt = <5000000>;
26 regulator-max-microvolt = <5000000>;
27 regulator-always-on;
28 };
29};
30
31&bsec {
32 board_id: board_id@ec {
33 reg = <0xec 0x4>;
34 st,non-secure-otp;
35 };
36};
37
38&clk_hse {
39 st,digbypass;
40};
41
Johann Neuhausera5ef16a2022-07-08 15:22:05 +020042&cpu0 {
Yann Gautier4ede20a2020-09-18 15:04:14 +020043 cpu-supply = <&vddcore>;
44};
45
Johann Neuhausera5ef16a2022-07-08 15:22:05 +020046&cpu1 {
Yann Gautier4ede20a2020-09-18 15:04:14 +020047 cpu-supply = <&vddcore>;
48};
49
50&hash1 {
51 status = "okay";
52};
53
54&i2c4 {
55 pinctrl-names = "default";
56 pinctrl-0 = <&i2c4_pins_a>;
57 i2c-scl-rising-time-ns = <185>;
58 i2c-scl-falling-time-ns = <20>;
59 clock-frequency = <400000>;
60 status = "okay";
61
62 pmic: stpmic@33 {
63 compatible = "st,stpmic1";
64 reg = <0x33>;
65 interrupts-extended = <&exti_pwr 55 IRQ_TYPE_EDGE_FALLING>;
66 interrupt-controller;
67 #interrupt-cells = <2>;
68 status = "okay";
69
70 regulators {
71 compatible = "st,stpmic1-regulators";
72 buck1-supply = <&vin>;
73 buck2-supply = <&vin>;
74 buck3-supply = <&vin>;
75 buck4-supply = <&vin>;
76 ldo1-supply = <&v3v3>;
77 ldo2-supply = <&vin>;
78 ldo3-supply = <&vdd_ddr>;
79 ldo4-supply = <&vin>;
80 ldo5-supply = <&vin>;
81 ldo6-supply = <&v3v3>;
82 vref_ddr-supply = <&vin>;
83 boost-supply = <&vin>;
84 pwr_sw1-supply = <&bst_out>;
85 pwr_sw2-supply = <&bst_out>;
86
87 vddcore: buck1 {
88 regulator-name = "vddcore";
89 regulator-min-microvolt = <1200000>;
90 regulator-max-microvolt = <1350000>;
91 regulator-always-on;
92 regulator-initial-mode = <0>;
93 regulator-over-current-protection;
94 };
95
96 vdd_ddr: buck2 {
97 regulator-name = "vdd_ddr";
98 regulator-min-microvolt = <1350000>;
99 regulator-max-microvolt = <1350000>;
100 regulator-always-on;
101 regulator-initial-mode = <0>;
102 regulator-over-current-protection;
103 };
104
105 vdd: buck3 {
106 regulator-name = "vdd";
107 regulator-min-microvolt = <3300000>;
108 regulator-max-microvolt = <3300000>;
109 regulator-always-on;
110 st,mask-reset;
111 regulator-initial-mode = <0>;
112 regulator-over-current-protection;
113 };
114
115 v3v3: buck4 {
116 regulator-name = "v3v3";
117 regulator-min-microvolt = <3300000>;
118 regulator-max-microvolt = <3300000>;
119 regulator-always-on;
120 regulator-over-current-protection;
121 regulator-initial-mode = <0>;
122 };
123
124 v1v8_audio: ldo1 {
125 regulator-name = "v1v8_audio";
126 regulator-min-microvolt = <1800000>;
127 regulator-max-microvolt = <1800000>;
128 regulator-always-on;
129 };
130
131 v3v3_hdmi: ldo2 {
132 regulator-name = "v3v3_hdmi";
133 regulator-min-microvolt = <3300000>;
134 regulator-max-microvolt = <3300000>;
135 regulator-always-on;
136 };
137
138 vtt_ddr: ldo3 {
139 regulator-name = "vtt_ddr";
Yann Gautier4ede20a2020-09-18 15:04:14 +0200140 regulator-always-on;
141 regulator-over-current-protection;
Pascal Paillet1b7e8ff2021-01-07 18:05:46 +0100142 st,regulator-sink-source;
Yann Gautier4ede20a2020-09-18 15:04:14 +0200143 };
144
145 vdd_usb: ldo4 {
146 regulator-name = "vdd_usb";
147 regulator-min-microvolt = <3300000>;
148 regulator-max-microvolt = <3300000>;
Yann Gautier4ede20a2020-09-18 15:04:14 +0200149 };
150
151 vdda: ldo5 {
152 regulator-name = "vdda";
153 regulator-min-microvolt = <2900000>;
154 regulator-max-microvolt = <2900000>;
155 regulator-boot-on;
156 };
157
158 v1v2_hdmi: ldo6 {
159 regulator-name = "v1v2_hdmi";
160 regulator-min-microvolt = <1200000>;
161 regulator-max-microvolt = <1200000>;
162 regulator-always-on;
163 };
164
165 vref_ddr: vref_ddr {
166 regulator-name = "vref_ddr";
167 regulator-always-on;
Yann Gautier4ede20a2020-09-18 15:04:14 +0200168 };
169
170 bst_out: boost {
171 regulator-name = "bst_out";
172 };
173
174 vbus_otg: pwr_sw1 {
175 regulator-name = "vbus_otg";
176 };
177
178 vbus_sw: pwr_sw2 {
179 regulator-name = "vbus_sw";
180 regulator-active-discharge = <1>;
181 };
182 };
183 };
184};
185
186&iwdg2 {
187 timeout-sec = <32>;
188 status = "okay";
Yann Gautier4ede20a2020-09-18 15:04:14 +0200189};
190
191&pwr_regulators {
192 vdd-supply = <&vdd>;
193 vdd_3v3_usbfs-supply = <&vdd_usb>;
194};
195
196&rcc {
Yann Gautier4ede20a2020-09-18 15:04:14 +0200197 st,clksrc = <
198 CLK_MPU_PLL1P
199 CLK_AXI_PLL2P
200 CLK_MCU_PLL3P
201 CLK_PLL12_HSE
202 CLK_PLL3_HSE
203 CLK_PLL4_HSE
204 CLK_RTC_LSE
205 CLK_MCO1_DISABLED
206 CLK_MCO2_DISABLED
207 >;
208
209 st,clkdiv = <
210 1 /*MPU*/
211 0 /*AXI*/
212 0 /*MCU*/
213 1 /*APB1*/
214 1 /*APB2*/
215 1 /*APB3*/
216 1 /*APB4*/
217 2 /*APB5*/
218 23 /*RTC*/
219 0 /*MCO1*/
220 0 /*MCO2*/
221 >;
222
223 st,pkcs = <
224 CLK_CKPER_HSE
225 CLK_FMC_ACLK
226 CLK_QSPI_ACLK
Yann Gautierdbbf79a2021-05-17 11:25:37 +0200227 CLK_ETH_PLL4P
Yann Gautier4ede20a2020-09-18 15:04:14 +0200228 CLK_SDMMC12_PLL4P
229 CLK_DSI_DSIPLL
230 CLK_STGEN_HSE
231 CLK_USBPHY_HSE
232 CLK_SPI2S1_PLL3Q
233 CLK_SPI2S23_PLL3Q
234 CLK_SPI45_HSI
235 CLK_SPI6_HSI
236 CLK_I2C46_HSI
237 CLK_SDMMC3_PLL4P
238 CLK_USBO_USBPHY
239 CLK_ADC_CKPER
240 CLK_CEC_LSE
241 CLK_I2C12_HSI
242 CLK_I2C35_HSI
243 CLK_UART1_HSI
244 CLK_UART24_HSI
245 CLK_UART35_HSI
246 CLK_UART6_HSI
247 CLK_UART78_HSI
248 CLK_SPDIF_PLL4P
249 CLK_FDCAN_PLL4R
250 CLK_SAI1_PLL3Q
251 CLK_SAI2_PLL3Q
252 CLK_SAI3_PLL3Q
253 CLK_SAI4_PLL3Q
254 CLK_RNG1_LSI
255 CLK_RNG2_LSI
256 CLK_LPTIM1_PCLK1
257 CLK_LPTIM23_PCLK3
258 CLK_LPTIM45_LSE
259 >;
260
261 /* VCO = 1300.0 MHz => P = 650 (CPU) */
262 pll1: st,pll@0 {
263 compatible = "st,stm32mp1-pll";
264 reg = <0>;
265 cfg = < 2 80 0 0 0 PQR(1,0,0) >;
266 frac = < 0x800 >;
267 };
268
269 /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 533 (DDR) */
270 pll2: st,pll@1 {
271 compatible = "st,stm32mp1-pll";
272 reg = <1>;
273 cfg = <2 65 1 0 0 PQR(1,1,1)>;
274 frac = <0x1400>;
275 };
276
277 /* VCO = 417.8 MHz => P = 209, Q = 24, R = 11 */
278 pll3: st,pll@2 {
279 compatible = "st,stm32mp1-pll";
280 reg = <2>;
281 cfg = <1 33 1 16 36 PQR(1,1,1)>;
282 frac = <0x1a04>;
283 };
284
285 /* VCO = 594.0 MHz => P = 99, Q = 74, R = 74 */
286 pll4: st,pll@3 {
287 compatible = "st,stm32mp1-pll";
288 reg = <3>;
289 cfg = <3 98 5 7 7 PQR(1,1,1)>;
290 };
291};
292
293&rng1 {
294 status = "okay";
295};
296
297&rtc {
298 status = "okay";
299};
300
301&sdmmc1 {
302 pinctrl-names = "default";
303 pinctrl-0 = <&sdmmc1_b4_pins_a>;
304 disable-wp;
305 st,neg-edge;
306 bus-width = <4>;
307 vmmc-supply = <&v3v3>;
308 status = "okay";
309};
310
Yann Gautier4ede20a2020-09-18 15:04:14 +0200311&uart4 {
312 pinctrl-names = "default";
313 pinctrl-0 = <&uart4_pins_a>;
314 status = "okay";
315};
316
317&uart7 {
318 pinctrl-names = "default";
Yann Gautierbb053d52021-10-20 17:22:32 +0200319 pinctrl-0 = <&uart7_pins_c>;
Yann Gautier4ede20a2020-09-18 15:04:14 +0200320 status = "disabled";
321};
322
323&usart3 {
324 pinctrl-names = "default";
Yann Gautierbb053d52021-10-20 17:22:32 +0200325 pinctrl-0 = <&usart3_pins_c>;
Yann Gautier4ede20a2020-09-18 15:04:14 +0200326 uart-has-rtscts;
327 status = "disabled";
328};
329
330&usbotg_hs {
331 phys = <&usbphyc_port1 0>;
332 phy-names = "usb2-phy";
333 usb-role-switch;
334 status = "okay";
335};
336
337&usbphyc {
338 status = "okay";
339};
340
341&usbphyc_port0 {
342 phy-supply = <&vdd_usb>;
343};
344
345&usbphyc_port1 {
346 phy-supply = <&vdd_usb>;
347};