blob: c26f2975abe5945cdbb456f4e6e21a67b2342ae0 [file] [log] [blame]
Achin Gupta92712a52015-09-03 14:18:02 +01001/*
Roberto Vargas1a6eed32018-02-12 12:36:17 +00002 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
Achin Gupta92712a52015-09-03 14:18:02 +01003 *
dp-armfa3cf0b2017-05-03 09:38:09 +01004 * SPDX-License-Identifier: BSD-3-Clause
Achin Gupta92712a52015-09-03 14:18:02 +01005 */
6
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +00007#ifndef GICV3_H
8#define GICV3_H
Achin Gupta92712a52015-09-03 14:18:02 +01009
10/*******************************************************************************
11 * GICv3 miscellaneous definitions
12 ******************************************************************************/
13/* Interrupt group definitions */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010014#define INTR_GROUP1S U(0)
15#define INTR_GROUP0 U(1)
16#define INTR_GROUP1NS U(2)
Achin Gupta92712a52015-09-03 14:18:02 +010017
18/* Interrupt IDs reported by the HPPIR and IAR registers */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010019#define PENDING_G1S_INTID U(1020)
20#define PENDING_G1NS_INTID U(1021)
Achin Gupta92712a52015-09-03 14:18:02 +010021
22/* Constant to categorize LPI interrupt */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010023#define MIN_LPI_ID U(8192)
Achin Gupta92712a52015-09-03 14:18:02 +010024
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +010025/* GICv3 can only target up to 16 PEs with SGI */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010026#define GICV3_MAX_SGI_TARGETS U(16)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +010027
Achin Gupta92712a52015-09-03 14:18:02 +010028/*******************************************************************************
29 * GICv3 specific Distributor interface register offsets and constants.
30 ******************************************************************************/
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010031#define GICD_STATUSR U(0x10)
32#define GICD_SETSPI_NSR U(0x40)
33#define GICD_CLRSPI_NSR U(0x48)
34#define GICD_SETSPI_SR U(0x50)
35#define GICD_CLRSPI_SR U(0x50)
36#define GICD_IGRPMODR U(0xd00)
Soby Mathewaaf71c82016-07-26 17:46:56 +010037/*
38 * GICD_IROUTER<n> register is at 0x6000 + 8n, where n is the interrupt id and
39 * n >= 32, making the effective offset as 0x6100.
40 */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010041#define GICD_IROUTER U(0x6000)
42#define GICD_PIDR2_GICV3 U(0xffe8)
Achin Gupta92712a52015-09-03 14:18:02 +010043
44#define IGRPMODR_SHIFT 5
45
46/* GICD_CTLR bit definitions */
47#define CTLR_ENABLE_G1NS_SHIFT 1
48#define CTLR_ENABLE_G1S_SHIFT 2
49#define CTLR_ARE_S_SHIFT 4
50#define CTLR_ARE_NS_SHIFT 5
51#define CTLR_DS_SHIFT 6
52#define CTLR_E1NWF_SHIFT 7
53#define GICD_CTLR_RWP_SHIFT 31
54
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010055#define CTLR_ENABLE_G1NS_MASK U(0x1)
56#define CTLR_ENABLE_G1S_MASK U(0x1)
57#define CTLR_ARE_S_MASK U(0x1)
58#define CTLR_ARE_NS_MASK U(0x1)
59#define CTLR_DS_MASK U(0x1)
60#define CTLR_E1NWF_MASK U(0x1)
61#define GICD_CTLR_RWP_MASK U(0x1)
Achin Gupta92712a52015-09-03 14:18:02 +010062
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010063#define CTLR_ENABLE_G1NS_BIT BIT_32(CTLR_ENABLE_G1NS_SHIFT)
64#define CTLR_ENABLE_G1S_BIT BIT_32(CTLR_ENABLE_G1S_SHIFT)
65#define CTLR_ARE_S_BIT BIT_32(CTLR_ARE_S_SHIFT)
66#define CTLR_ARE_NS_BIT BIT_32(CTLR_ARE_NS_SHIFT)
67#define CTLR_DS_BIT BIT_32(CTLR_DS_SHIFT)
68#define CTLR_E1NWF_BIT BIT_32(CTLR_E1NWF_SHIFT)
69#define GICD_CTLR_RWP_BIT BIT_32(GICD_CTLR_RWP_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +010070
71/* GICD_IROUTER shifts and masks */
Soby Mathew327548c2017-07-13 15:19:51 +010072#define IROUTER_SHIFT 0
Achin Gupta92712a52015-09-03 14:18:02 +010073#define IROUTER_IRM_SHIFT 31
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010074#define IROUTER_IRM_MASK U(0x1)
Achin Gupta92712a52015-09-03 14:18:02 +010075
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010076#define GICV3_IRM_PE U(0)
77#define GICV3_IRM_ANY U(1)
Jeenu Viswambharandce70b32017-09-22 08:32:09 +010078
Soby Mathew327548c2017-07-13 15:19:51 +010079#define NUM_OF_DIST_REGS 30
80
Achin Gupta92712a52015-09-03 14:18:02 +010081/*******************************************************************************
82 * GICv3 Re-distributor interface registers & constants
83 ******************************************************************************/
84#define GICR_PCPUBASE_SHIFT 0x11
Antonio Nino Diaz2e590712018-08-24 11:46:33 +010085#define GICR_SGIBASE_OFFSET U(65536) /* 64 KB */
86#define GICR_CTLR U(0x0)
87#define GICR_TYPER U(0x08)
88#define GICR_WAKER U(0x14)
89#define GICR_PROPBASER U(0x70)
90#define GICR_PENDBASER U(0x78)
91#define GICR_IGROUPR0 (GICR_SGIBASE_OFFSET + U(0x80))
92#define GICR_ISENABLER0 (GICR_SGIBASE_OFFSET + U(0x100))
93#define GICR_ICENABLER0 (GICR_SGIBASE_OFFSET + U(0x180))
94#define GICR_ISPENDR0 (GICR_SGIBASE_OFFSET + U(0x200))
95#define GICR_ICPENDR0 (GICR_SGIBASE_OFFSET + U(0x280))
96#define GICR_ISACTIVER0 (GICR_SGIBASE_OFFSET + U(0x300))
97#define GICR_ICACTIVER0 (GICR_SGIBASE_OFFSET + U(0x380))
98#define GICR_IPRIORITYR (GICR_SGIBASE_OFFSET + U(0x400))
99#define GICR_ICFGR0 (GICR_SGIBASE_OFFSET + U(0xc00))
100#define GICR_ICFGR1 (GICR_SGIBASE_OFFSET + U(0xc04))
101#define GICR_IGRPMODR0 (GICR_SGIBASE_OFFSET + U(0xd00))
102#define GICR_NSACR (GICR_SGIBASE_OFFSET + U(0xe00))
Achin Gupta92712a52015-09-03 14:18:02 +0100103
104/* GICR_CTLR bit definitions */
Soby Mathew327548c2017-07-13 15:19:51 +0100105#define GICR_CTLR_UWP_SHIFT 31
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100106#define GICR_CTLR_UWP_MASK U(0x1)
107#define GICR_CTLR_UWP_BIT BIT_32(GICR_CTLR_UWP_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +0100108#define GICR_CTLR_RWP_SHIFT 3
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100109#define GICR_CTLR_RWP_MASK U(0x1)
110#define GICR_CTLR_RWP_BIT BIT_32(GICR_CTLR_RWP_SHIFT)
111#define GICR_CTLR_EN_LPIS_BIT BIT_32(0)
Achin Gupta92712a52015-09-03 14:18:02 +0100112
113/* GICR_WAKER bit definitions */
114#define WAKER_CA_SHIFT 2
115#define WAKER_PS_SHIFT 1
116
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100117#define WAKER_CA_MASK U(0x1)
118#define WAKER_PS_MASK U(0x1)
Achin Gupta92712a52015-09-03 14:18:02 +0100119
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100120#define WAKER_CA_BIT BIT_32(WAKER_CA_SHIFT)
121#define WAKER_PS_BIT BIT_32(WAKER_PS_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +0100122
123/* GICR_TYPER bit definitions */
124#define TYPER_AFF_VAL_SHIFT 32
125#define TYPER_PROC_NUM_SHIFT 8
126#define TYPER_LAST_SHIFT 4
127
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100128#define TYPER_AFF_VAL_MASK U(0xffffffff)
129#define TYPER_PROC_NUM_MASK U(0xffff)
130#define TYPER_LAST_MASK U(0x1)
Achin Gupta92712a52015-09-03 14:18:02 +0100131
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100132#define TYPER_LAST_BIT BIT_32(TYPER_LAST_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +0100133
Soby Mathew327548c2017-07-13 15:19:51 +0100134#define NUM_OF_REDIST_REGS 30
135
Achin Gupta92712a52015-09-03 14:18:02 +0100136/*******************************************************************************
137 * GICv3 CPU interface registers & constants
138 ******************************************************************************/
139/* ICC_SRE bit definitions*/
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100140#define ICC_SRE_EN_BIT BIT_32(3)
141#define ICC_SRE_DIB_BIT BIT_32(2)
142#define ICC_SRE_DFB_BIT BIT_32(1)
143#define ICC_SRE_SRE_BIT BIT_32(0)
Achin Gupta92712a52015-09-03 14:18:02 +0100144
145/* ICC_IGRPEN1_EL3 bit definitions */
146#define IGRPEN1_EL3_ENABLE_G1NS_SHIFT 0
147#define IGRPEN1_EL3_ENABLE_G1S_SHIFT 1
148
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100149#define IGRPEN1_EL3_ENABLE_G1NS_BIT BIT_32(IGRPEN1_EL3_ENABLE_G1NS_SHIFT)
150#define IGRPEN1_EL3_ENABLE_G1S_BIT BIT_32(IGRPEN1_EL3_ENABLE_G1S_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +0100151
152/* ICC_IGRPEN0_EL1 bit definitions */
153#define IGRPEN1_EL1_ENABLE_G0_SHIFT 0
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100154#define IGRPEN1_EL1_ENABLE_G0_BIT BIT_32(IGRPEN1_EL1_ENABLE_G0_SHIFT)
Achin Gupta92712a52015-09-03 14:18:02 +0100155
156/* ICC_HPPIR0_EL1 bit definitions */
157#define HPPIR0_EL1_INTID_SHIFT 0
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100158#define HPPIR0_EL1_INTID_MASK U(0xffffff)
Achin Gupta92712a52015-09-03 14:18:02 +0100159
160/* ICC_HPPIR1_EL1 bit definitions */
161#define HPPIR1_EL1_INTID_SHIFT 0
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100162#define HPPIR1_EL1_INTID_MASK U(0xffffff)
Achin Gupta92712a52015-09-03 14:18:02 +0100163
164/* ICC_IAR0_EL1 bit definitions */
165#define IAR0_EL1_INTID_SHIFT 0
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100166#define IAR0_EL1_INTID_MASK U(0xffffff)
Achin Gupta92712a52015-09-03 14:18:02 +0100167
168/* ICC_IAR1_EL1 bit definitions */
169#define IAR1_EL1_INTID_SHIFT 0
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100170#define IAR1_EL1_INTID_MASK U(0xffffff)
Achin Gupta92712a52015-09-03 14:18:02 +0100171
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100172/* ICC SGI macros */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100173#define SGIR_TGT_MASK ULL(0xffff)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100174#define SGIR_AFF1_SHIFT 16
175#define SGIR_INTID_SHIFT 24
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100176#define SGIR_INTID_MASK ULL(0xf)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100177#define SGIR_AFF2_SHIFT 32
178#define SGIR_IRM_SHIFT 40
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100179#define SGIR_IRM_MASK ULL(0x1)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100180#define SGIR_AFF3_SHIFT 48
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100181#define SGIR_AFF_MASK ULL(0xf)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100182
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100183#define SGIR_IRM_TO_AFF U(0)
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100184
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100185#define GICV3_SGIR_VALUE(_aff3, _aff2, _aff1, _intid, _irm, _tgt) \
186 ((((uint64_t) (_aff3) & SGIR_AFF_MASK) << SGIR_AFF3_SHIFT) | \
187 (((uint64_t) (_irm) & SGIR_IRM_MASK) << SGIR_IRM_SHIFT) | \
188 (((uint64_t) (_aff2) & SGIR_AFF_MASK) << SGIR_AFF2_SHIFT) | \
189 (((_intid) & SGIR_INTID_MASK) << SGIR_INTID_SHIFT) | \
190 (((_aff1) & SGIR_AFF_MASK) << SGIR_AFF1_SHIFT) | \
191 ((_tgt) & SGIR_TGT_MASK))
Jeenu Viswambharanab14e9b2017-09-22 08:32:09 +0100192
Soby Mathewf6f1a322017-07-18 16:12:45 +0100193/*****************************************************************************
194 * GICv3 ITS registers and constants
195 *****************************************************************************/
196
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100197#define GITS_CTLR U(0x0)
198#define GITS_IIDR U(0x4)
199#define GITS_TYPER U(0x8)
200#define GITS_CBASER U(0x80)
201#define GITS_CWRITER U(0x88)
202#define GITS_CREADR U(0x90)
203#define GITS_BASER U(0x100)
Soby Mathewf6f1a322017-07-18 16:12:45 +0100204
205/* GITS_CTLR bit definitions */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100206#define GITS_CTLR_ENABLED_BIT BIT_32(0)
Soby Mathewf6f1a322017-07-18 16:12:45 +0100207#define GITS_CTLR_QUIESCENT_SHIFT 31
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100208#define GITS_CTLR_QUIESCENT_BIT BIT_32(GITS_CTLR_QUIESCENT_SHIFT)
Soby Mathewf6f1a322017-07-18 16:12:45 +0100209
Achin Gupta92712a52015-09-03 14:18:02 +0100210#ifndef __ASSEMBLY__
211
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100212#include <arch_helpers.h>
Soby Mathew327548c2017-07-13 15:19:51 +0100213#include <gic_common.h>
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100214#include <interrupt_props.h>
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100215#include <stdbool.h>
Achin Gupta92712a52015-09-03 14:18:02 +0100216#include <stdint.h>
Soby Mathew327548c2017-07-13 15:19:51 +0100217#include <utils_def.h>
Achin Gupta92712a52015-09-03 14:18:02 +0100218
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100219static inline bool gicv3_is_intr_id_special_identifier(unsigned int id)
220{
221 return (id >= PENDING_G1S_INTID) && (id <= GIC_SPURIOUS_INTERRUPT);
222}
Achin Gupta92712a52015-09-03 14:18:02 +0100223
224/*******************************************************************************
225 * Helper GICv3 macros for SEL1
226 ******************************************************************************/
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100227static inline uint32_t gicv3_acknowledge_interrupt_sel1(void)
228{
229 return (uint32_t)read_icc_iar1_el1() & IAR1_EL1_INTID_MASK;
230}
Achin Gupta92712a52015-09-03 14:18:02 +0100231
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100232static inline uint32_t gicv3_get_pending_interrupt_id_sel1(void)
233{
234 return (uint32_t)read_icc_hppir1_el1() & HPPIR1_EL1_INTID_MASK;
235}
236
237static inline void gicv3_end_of_interrupt_sel1(unsigned int id)
238{
239 write_icc_eoir1_el1(id);
240}
Achin Gupta92712a52015-09-03 14:18:02 +0100241
242/*******************************************************************************
243 * Helper GICv3 macros for EL3
244 ******************************************************************************/
Antonio Nino Diazdd4e59e2018-08-13 15:29:29 +0100245static inline uint32_t gicv3_acknowledge_interrupt(void)
246{
247 return (uint32_t)read_icc_iar0_el1() & IAR0_EL1_INTID_MASK;
248}
249
250static inline void gicv3_end_of_interrupt(unsigned int id)
251{
252 return write_icc_eoir0_el1(id);
253}
Achin Gupta92712a52015-09-03 14:18:02 +0100254
Soby Mathew327548c2017-07-13 15:19:51 +0100255/*
256 * This macro returns the total number of GICD registers corresponding to
257 * the name.
258 */
259#define GICD_NUM_REGS(reg_name) \
260 DIV_ROUND_UP_2EVAL(TOTAL_SPI_INTR_NUM, (1 << reg_name ## _SHIFT))
261
262#define GICR_NUM_REGS(reg_name) \
263 DIV_ROUND_UP_2EVAL(TOTAL_PCPU_INTR_NUM, (1 << reg_name ## _SHIFT))
264
Jeenu Viswambharan055af4b2017-10-24 15:13:59 +0100265/* Interrupt ID mask for HPPIR, AHPPIR, IAR and AIAR CPU Interface registers */
Antonio Nino Diaz2e590712018-08-24 11:46:33 +0100266#define INT_ID_MASK U(0xffffff)
Jeenu Viswambharan055af4b2017-10-24 15:13:59 +0100267
Achin Gupta92712a52015-09-03 14:18:02 +0100268/*******************************************************************************
269 * This structure describes some of the implementation defined attributes of the
270 * GICv3 IP. It is used by the platform port to specify these attributes in order
271 * to initialise the GICV3 driver. The attributes are described below.
272 *
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100273 * The 'gicd_base' field contains the base address of the Distributor interface
274 * programmer's view.
275 *
276 * The 'gicr_base' field contains the base address of the Re-distributor
277 * interface programmer's view.
Achin Gupta92712a52015-09-03 14:18:02 +0100278 *
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100279 * The 'interrupt_props' field is a pointer to an array that enumerates secure
280 * interrupts and their properties. If this field is not NULL, both
281 * 'g0_interrupt_array' and 'g1s_interrupt_array' fields are ignored.
Achin Gupta92712a52015-09-03 14:18:02 +0100282 *
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100283 * The 'interrupt_props_num' field contains the number of entries in the
284 * 'interrupt_props' array. If this field is non-zero, both 'g0_interrupt_num'
285 * and 'g1s_interrupt_num' are ignored.
Achin Gupta92712a52015-09-03 14:18:02 +0100286 *
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100287 * The 'rdistif_num' field contains the number of Redistributor interfaces the
288 * GIC implements. This is equal to the number of CPUs or CPU interfaces
289 * instantiated in the GIC.
Achin Gupta92712a52015-09-03 14:18:02 +0100290 *
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100291 * The 'rdistif_base_addrs' field is a pointer to an array that has an entry for
292 * storing the base address of the Redistributor interface frame of each CPU in
293 * the system. The size of the array = 'rdistif_num'. The base addresses are
294 * detected during driver initialisation.
295 *
296 * The 'mpidr_to_core_pos' field is a pointer to a hash function which the
297 * driver will use to convert an MPIDR value to a linear core index. This index
298 * will be used for accessing the 'rdistif_base_addrs' array. This is an
299 * optional field. A GICv3 implementation maps each MPIDR to a linear core index
300 * as well. This mapping can be found by reading the "Affinity Value" and
301 * "Processor Number" fields in the GICR_TYPER. It is IMP. DEF. if the
302 * "Processor Numbers" are suitable to index into an array to access core
303 * specific information. If this not the case, the platform port must provide a
304 * hash function. Otherwise, the "Processor Number" field will be used to access
305 * the array elements.
Achin Gupta92712a52015-09-03 14:18:02 +0100306 ******************************************************************************/
Soby Mathewa0fedc42016-06-16 14:52:04 +0100307typedef unsigned int (*mpidr_hash_fn)(u_register_t mpidr);
Achin Gupta92712a52015-09-03 14:18:02 +0100308
309typedef struct gicv3_driver_data {
310 uintptr_t gicd_base;
311 uintptr_t gicr_base;
Jeenu Viswambharanaeb267c2017-09-22 08:32:09 +0100312 const interrupt_prop_t *interrupt_props;
313 unsigned int interrupt_props_num;
Achin Gupta92712a52015-09-03 14:18:02 +0100314 unsigned int rdistif_num;
315 uintptr_t *rdistif_base_addrs;
316 mpidr_hash_fn mpidr_to_core_pos;
317} gicv3_driver_data_t;
318
Soby Mathew327548c2017-07-13 15:19:51 +0100319typedef struct gicv3_redist_ctx {
320 /* 64 bits registers */
321 uint64_t gicr_propbaser;
322 uint64_t gicr_pendbaser;
323
324 /* 32 bits registers */
325 uint32_t gicr_ctlr;
326 uint32_t gicr_igroupr0;
327 uint32_t gicr_isenabler0;
328 uint32_t gicr_ispendr0;
329 uint32_t gicr_isactiver0;
330 uint32_t gicr_ipriorityr[GICR_NUM_REGS(IPRIORITYR)];
331 uint32_t gicr_icfgr0;
332 uint32_t gicr_icfgr1;
333 uint32_t gicr_igrpmodr0;
334 uint32_t gicr_nsacr;
335} gicv3_redist_ctx_t;
336
337typedef struct gicv3_dist_ctx {
338 /* 64 bits registers */
339 uint64_t gicd_irouter[TOTAL_SPI_INTR_NUM];
340
341 /* 32 bits registers */
342 uint32_t gicd_ctlr;
343 uint32_t gicd_igroupr[GICD_NUM_REGS(IGROUPR)];
344 uint32_t gicd_isenabler[GICD_NUM_REGS(ISENABLER)];
345 uint32_t gicd_ispendr[GICD_NUM_REGS(ISPENDR)];
346 uint32_t gicd_isactiver[GICD_NUM_REGS(ISACTIVER)];
347 uint32_t gicd_ipriorityr[GICD_NUM_REGS(IPRIORITYR)];
348 uint32_t gicd_icfgr[GICD_NUM_REGS(ICFGR)];
349 uint32_t gicd_igrpmodr[GICD_NUM_REGS(IGRPMODR)];
350 uint32_t gicd_nsacr[GICD_NUM_REGS(NSACR)];
351} gicv3_dist_ctx_t;
352
Soby Mathewf6f1a322017-07-18 16:12:45 +0100353typedef struct gicv3_its_ctx {
354 /* 64 bits registers */
355 uint64_t gits_cbaser;
356 uint64_t gits_cwriter;
357 uint64_t gits_baser[8];
358
359 /* 32 bits registers */
360 uint32_t gits_ctlr;
361} gicv3_its_ctx_t;
362
Achin Gupta92712a52015-09-03 14:18:02 +0100363/*******************************************************************************
364 * GICv3 EL3 driver API
365 ******************************************************************************/
366void gicv3_driver_init(const gicv3_driver_data_t *plat_driver_data);
367void gicv3_distif_init(void);
368void gicv3_rdistif_init(unsigned int proc_num);
Jeenu Viswambharan76647d52016-12-09 11:03:15 +0000369void gicv3_rdistif_on(unsigned int proc_num);
370void gicv3_rdistif_off(unsigned int proc_num);
Achin Gupta92712a52015-09-03 14:18:02 +0100371void gicv3_cpuif_enable(unsigned int proc_num);
372void gicv3_cpuif_disable(unsigned int proc_num);
373unsigned int gicv3_get_pending_interrupt_type(void);
374unsigned int gicv3_get_pending_interrupt_id(void);
375unsigned int gicv3_get_interrupt_type(unsigned int id,
376 unsigned int proc_num);
Soby Mathew327548c2017-07-13 15:19:51 +0100377void gicv3_distif_init_restore(const gicv3_dist_ctx_t * const dist_ctx);
378void gicv3_distif_save(gicv3_dist_ctx_t * const dist_ctx);
379/*
380 * gicv3_distif_post_restore and gicv3_distif_pre_save must be implemented if
381 * gicv3_distif_save and gicv3_rdistif_init_restore are used. If no
382 * implementation-defined sequence is needed at these steps, an empty function
383 * can be provided.
384 */
385void gicv3_distif_post_restore(unsigned int proc_num);
386void gicv3_distif_pre_save(unsigned int proc_num);
387void gicv3_rdistif_init_restore(unsigned int proc_num, const gicv3_redist_ctx_t * const rdist_ctx);
388void gicv3_rdistif_save(unsigned int proc_num, gicv3_redist_ctx_t * const rdist_ctx);
Soby Mathewf6f1a322017-07-18 16:12:45 +0100389void gicv3_its_save_disable(uintptr_t gits_base, gicv3_its_ctx_t * const its_ctx);
390void gicv3_its_restore(uintptr_t gits_base, const gicv3_its_ctx_t * const its_ctx);
Achin Gupta92712a52015-09-03 14:18:02 +0100391
Jeenu Viswambharanb1e957e2017-09-22 08:32:09 +0100392unsigned int gicv3_get_running_priority(void);
Jeenu Viswambharan24e70292017-09-22 08:32:09 +0100393unsigned int gicv3_get_interrupt_active(unsigned int id, unsigned int proc_num);
Jeenu Viswambharan0fcdfff2017-09-22 08:32:09 +0100394void gicv3_enable_interrupt(unsigned int id, unsigned int proc_num);
395void gicv3_disable_interrupt(unsigned int id, unsigned int proc_num);
Jeenu Viswambharan447b89d2017-09-22 08:32:09 +0100396void gicv3_set_interrupt_priority(unsigned int id, unsigned int proc_num,
397 unsigned int priority);
Jeenu Viswambharanc06f05c2017-09-22 08:32:09 +0100398void gicv3_set_interrupt_type(unsigned int id, unsigned int proc_num,
Roberto Vargas1a6eed32018-02-12 12:36:17 +0000399 unsigned int type);
Antonio Nino Diazca994e72018-08-21 10:02:33 +0100400void gicv3_raise_secure_g0_sgi(unsigned int sgi_num, u_register_t target);
Jeenu Viswambharandce70b32017-09-22 08:32:09 +0100401void gicv3_set_spi_routing(unsigned int id, unsigned int irm,
402 u_register_t mpidr);
Jeenu Viswambharaneb1c12c2017-09-22 08:32:09 +0100403void gicv3_set_interrupt_pending(unsigned int id, unsigned int proc_num);
404void gicv3_clear_interrupt_pending(unsigned int id, unsigned int proc_num);
Jeenu Viswambharan62505072017-09-22 08:32:09 +0100405unsigned int gicv3_set_pmr(unsigned int mask);
Jeenu Viswambharanb1e957e2017-09-22 08:32:09 +0100406
Achin Gupta92712a52015-09-03 14:18:02 +0100407#endif /* __ASSEMBLY__ */
Antonio Nino Diaz5eb88372018-11-08 10:20:19 +0000408#endif /* GICV3_H */