Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f942636cf84f897e80daad14027efd114823727a / arch / riscv / cpu
  1. f942636 riscv: Access CSRs using CSR numbers by Bin Meng · 5 years ago
  2. 43ec7e0 CONFIG_SPL_SYS_[DI]CACHE_OFF: add by Trevor Woerner · 6 years ago
  3. 3043b90 riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is enabled by Rick Chen · 6 years ago
  4. e5e6c36 riscv: Introduce CONFIG_XIP to support booting from flash by Rick Chen · 6 years ago
  5. f71410a riscv: ax25: Andes specific cache shall only support in M-mode by Rick Chen · 6 years ago
  6. 14a1075 riscv: ax25: Add platform-specific Kconfig options by Rick Chen · 6 years ago
  7. cddde09 riscv: hang if relocation of secondary harts fails by Lukas Auer · 6 years ago
  8. 9ebf294 riscv: do not rely on hart ID passed by previous boot stage by Lukas Auer · 6 years ago
  9. a359665 riscv: add support for multi-hart systems by Lukas Auer · 6 years ago
  10. 8de4b3e riscv: save hart ID in register tp instead of s0 by Lukas Auer · 6 years ago
  11. 01558e2 riscv: delay initialization of caches and debug UART by Lukas Auer · 6 years ago
  12. 0bbe9cf riscv: generic: Ensure that U-Boot runs within 4GB for 64bit systems by Anup Patel · 6 years ago
  13. 1240cd6 riscv: Rename cpu/qemu to cpu/generic by Anup Patel · 6 years ago
  14. 6280e32 riscv: move the AX25-specific implementation of flush_dcache_all by Lukas Auer · 6 years ago
  15. 89681a7 riscv: Save boot hart id to the global data by Bin Meng · 6 years ago
  16. 1f46f6d riscv: Return to previous privilege level after trap handling by Bin Meng · 6 years ago
  17. ea95452 riscv: Fix context restore before returning from trap handler by Bin Meng · 6 years ago
  18. 2e128a7 riscv: Move trap handler codes to mtrap.S by Bin Meng · 6 years ago
  19. a7544ed riscv: Do some basic architecture level cpu initialization by Bin Meng · 6 years ago
  20. edfe9a9 riscv: Update supports_extension() to use desc from cpu driver by Bin Meng · 6 years ago
  21. 2caa1ee riscv: Remove non-DM version of print_cpuinfo() by Bin Meng · 6 years ago
  22. 7a3bbfb riscv: Probe cpus during boot by Bin Meng · 6 years ago
  23. 8fa4478 riscv: qemu: Add platform-specific Kconfig options by Bin Meng · 6 years ago
  24. 4b284ad riscv: ax25: Hide the ax25-specific Kconfig option by Bin Meng · 6 years ago
  25. 66c6935 riscv: qemu: Create a simple-bus driver for the soc node by Bin Meng · 6 years ago
  26. 2a21815 riscv: ax25-ae350: Pass dtb address to u-boot with a1 register by Rick Chen · 6 years ago
  27. 89b3934 riscv: Add kconfig option to run U-Boot in S-mode by Anup Patel · 6 years ago
  28. 842d580 riscv: cache: Implement i/dcache [status, enable, disable] by Rick Chen · 6 years ago
  29. 39a652b riscv: save hart ID and device tree passed by prior boot stage by Lukas Auer · 6 years ago
  30. 8598e6b riscv: do not blindly modify the mstatus CSR by Lukas Auer · 6 years ago
  31. 230ab8a riscv: remove unused labels in start.S by Lukas Auer · 6 years ago
  32. ccd035a Drop CONFIG_INIT_CRITICAL by Bin Meng · 6 years ago
  33. af51285 riscv: align mtvec on a 4-byte boundary by Lukas Auer · 6 years ago
  34. 7cf4368 riscv: fix inconsistent use of spaces and tabs in start.S by Lukas Auer · 6 years ago
  35. de8d80e riscv: Move do_reset() to a common place by Bin Meng · 6 years ago
  36. 8a8694d riscv: Add QEMU virt board support by Bin Meng · 6 years ago
  37. bcb3843 riscv: Make start.S available for all targets by Bin Meng · 6 years ago
  38. 055700e riscv: Add a helper routine to print CPU information by Bin Meng · 6 years ago
  39. c7feb19 riscv: Fix coding style issues in the linker script by Bin Meng · 6 years ago
  40. a28e0f5 riscv: Move the linker script to the CPU root directory by Bin Meng · 6 years ago
  41. b28f7b3 riscv: Include bss subsections in linker script by Alexander Graf · 6 years ago
  42. 94a10f2 efi_loader: Rename sections to allow for implicit data by Alexander Graf · 6 years ago
  43. b66af37 riscv: cpu: nx25: Rename as ax25 by Rick Chen · 7 years ago
  44. 9677a37 efi_loader: Enable RISC-V support by Rick Chen · 7 years ago
  45. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · 7 years ago
  46. 40a6fe7 riscv: ae250: Support DT provided by the board at runtime by Rick Chen · 7 years ago
  47. e76b804 riscv: cpu: Add nx25 to support RISC-V by Rick Chen · 7 years ago