Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 529fd57318cc0dcddc796a5377bc3ba6c14a5c43 / drivers / clk / rockchip / clk_rk3399.c
  1. 432976f rockchip: clk: bind reset driver by Elaine Zhang · Tue Dec 19 18:22:38 2017 +0800
  2. 8a4868f rockchip: clk: rk3399: change extract_bits to bitfield_extract by Philipp Tomsich · Wed Nov 22 19:45:04 2017 +0100
  3. 4fbb6c2 rockchip: clock: update sysreset driver binding by Kever Yang · Fri Nov 03 15:16:13 2017 +0800
  4. 05a14b0 rockchip: rk3399: init CPU clock when rkclk_init() by Kever Yang · Thu Oct 12 15:27:29 2017 +0800
  5. 81e1042 treewide: replace with error() with pr_err() by Masahiro Yamada · Sat Sep 16 14:10:41 2017 +0900
  6. f91b9b4 rockchip: clk: Add rk3399 SARADC clock support by David Wu · Wed Sep 20 14:38:58 2017 +0800
  7. 44d7684 rockchip: clk: rk3399: Convert to livetree by Philipp Tomsich · Tue Sep 12 17:32:24 2017 +0200
  8. 62332c1 rockchip: clk: rk3399: add clk_enable function and support USB HOST0/1 by Philipp Tomsich · Tue Sep 12 17:30:56 2017 +0200
  9. 1b1fe41 dtoc: Add support for 32 or 64-bit addresses by Simon Glass · Tue Aug 29 14:15:50 2017 -0600
  10. f20995b rockchip: clk: remove RATE_TO_DIV by Kever Yang · Thu Jul 27 12:54:02 2017 +0800
  11. 99b546d rockchip: clk: update dwmmc clock div by Kever Yang · Thu Jul 27 12:54:01 2017 +0800
  12. ba1dea4 dm: Rename dev_addr..() functions by Simon Glass · Wed May 17 17:18:05 2017 -0600
  13. 10b594b rockchip: clk: rk3399: allow requests for HDMI clocks by Philipp Tomsich · Fri Apr 28 18:33:57 2017 +0200
  14. d10b45e rockchip: clk: rk3399: allow requests for PCLK_EFUSE1024NS by Philipp Tomsich · Fri Apr 28 17:11:55 2017 +0200
  15. 78a7314 rockchip: clk: rk3399: adapt MMC clk configuration to the updated RK3399 DTS by Philipp Tomsich · Tue Apr 25 09:52:06 2017 +0200
  16. 30d7c15 rockchip: clk: rk3399: fix off-by one during rate calculation in i2c/spi_set_rate by Philipp Tomsich · Thu Apr 20 22:05:50 2017 +0200
  17. c31ee92 rockchip: clk: rk3399: add clock support for SCLK_SPI1 and SCLK_SPI5 by Philipp Tomsich · Thu Apr 20 22:05:49 2017 +0200
  18. 775bc39 rockchip: clk: rk3399: 24MHz is not a power of 2 by Philipp Tomsich · Fri Mar 24 19:35:37 2017 +0100
  19. bfa896c rockchip: clk: rk3399: add clocking support for Ethernet by Philipp Tomsich · Fri Mar 24 19:24:25 2017 +0100
  20. cf0a4ba rockchip: clk: rk3399: fix warnings for unused variables in SPL/non-SPL by Philipp Tomsich · Fri Mar 24 19:24:24 2017 +0100
  21. e198053 rockchip: clk: rk3399: update driver for spl by Kever Yang · Mon Feb 13 17:38:56 2017 +0800
  22. d1dfea7 rockchip: rk3399: Move rockchip_get_cru() out of the driver by Simon Glass · Sat Oct 01 20:04:51 2016 -0600
  23. 78b6c3f clk: rk3399: fix rockchip_get_cru by Jacob Chen · Tue Sep 27 15:48:45 2016 +0800
  24. e54d26a clk: rk3399: add pmucru controller support by Kever Yang · Fri Aug 12 17:47:15 2016 +0800
  25. dc850de clock: rk3399: add support for dwmmc 400K by Kever Yang · Thu Aug 04 11:44:58 2016 +0800
  26. 4776f0b move: rockchip: move clock drivers into a subdirectory by Heiko Stübner · Fri Jul 29 14:47:21 2016 +0200[Renamed from drivers/clk/clk_rk3399.c]
  27. ca19eac rk3399: add basic soc driver by Kever Yang · Fri Jul 29 10:35:25 2016 +0800