Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
4e506b0d1f82e175810c4da4b519f716f67d492b
/
arch
/
riscv
/
cpu
/
ax25
2795bf2
riscv: ae350: enable Coherence Manager for ae350
by Leo Yu-Chi Liang
· Thu Sep 23 10:34:29 2021 +0800
2f00216
cpu: Rename SPL_CPU_SUPPORT to SPL_CPU
by Simon Glass
· Mon Mar 15 18:11:18 2021 +1300
5a23865
timer: Add _TIMER suffix to Andes PLMT Kconfig
by Sean Anderson
· Sun Oct 25 21:46:57 2020 -0400
9baaaef
riscv: Rework riscv timer driver to only support S-mode
by Sean Anderson
· Mon Sep 28 10:52:21 2020 -0400
274e0b0
common: Drop net.h from common header
by Simon Glass
· Sun May 10 11:39:56 2020 -0600
d12b55b
riscv: ax25: cache: Remove SPL_RISCV_MMODE config check
by Pragnesh Patel
· Sat Mar 14 19:12:28 2020 +0530
883275d
riscv: ax25: cache: Add SPL_RISCV_MMODE for SPL
by Rick Chen
· Thu Nov 14 13:52:25 2019 +0800
276292a
riscv: ax25: add SPL support
by Rick Chen
· Thu Nov 14 13:52:21 2019 +0800
6333448
common: Move ARM cache operations out of common.h
by Simon Glass
· Thu Nov 14 12:57:39 2019 -0700
1d91ba7
common: Move some cache and MMU functions out of common.h
by Simon Glass
· Thu Nov 14 12:57:37 2019 -0700
49cb706
riscv: cache: use CCTL to flush d-cache
by Rick Chen
· Wed Aug 28 18:46:11 2019 +0800
05a684e
riscv: cache: Flush L2 cache before jump to linux
by Rick Chen
· Wed Aug 28 18:46:09 2019 +0800
19117d2
riscv: ax25: add imply v5l2 cache controller
by Rick Chen
· Thu Aug 29 10:30:13 2019 +0800
6134659
riscv: add run mode configuration for SPL
by Lukas Auer
· Wed Aug 21 21:14:43 2019 +0200
43ec7e0
CONFIG_SPL_SYS_[DI]CACHE_OFF: add
by Trevor Woerner
· Fri May 03 09:41:00 2019 -0400
f71410a
riscv: ax25: Andes specific cache shall only support in M-mode
by Rick Chen
· Tue Apr 02 15:56:42 2019 +0800
14a1075
riscv: ax25: Add platform-specific Kconfig options
by Rick Chen
· Tue Apr 02 15:56:41 2019 +0800
6280e32
riscv: move the AX25-specific implementation of flush_dcache_all
by Lukas Auer
· Fri Jan 04 01:37:29 2019 +0100
4b284ad
riscv: ax25: Hide the ax25-specific Kconfig option
by Bin Meng
· Wed Dec 12 06:12:28 2018 -0800
842d580
riscv: cache: Implement i/dcache [status, enable, disable]
by Rick Chen
· Wed Nov 07 09:34:06 2018 +0800
de8d80e
riscv: Move do_reset() to a common place
by Bin Meng
· Wed Sep 26 06:55:22 2018 -0700
bcb3843
riscv: Make start.S available for all targets
by Bin Meng
· Wed Sep 26 06:55:17 2018 -0700
a28e0f5
riscv: Move the linker script to the CPU root directory
by Bin Meng
· Wed Sep 26 06:55:11 2018 -0700
b28f7b3
riscv: Include bss subsections in linker script
by Alexander Graf
· Mon Aug 20 14:25:49 2018 +0200
94a10f2
efi_loader: Rename sections to allow for implicit data
by Alexander Graf
· Tue Jun 12 07:48:37 2018 +0200
b66af37
riscv: cpu: nx25: Rename as ax25
by Rick Chen
· Tue May 29 09:54:40 2018 +0800