Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4470aebe9fe8fd35b21e34aace245d75b2576e9f / arch / arm / cpu / armv8 / fsl-layerscape / lowlevel.S
  1. 4470aeb armv8/fsl-layerscape: Add loop to check L3 dcache status by Meenakshi Aggarwal · Tue May 28 21:37:58 2019 +0530
  2. ef76b2e armv8: lx2160a: Add LX2160A SoC Support by Priyanka Jain · Mon Oct 29 09:17:09 2018 +0000
  3. 541f8eb armv8: layerscape: skip OCRAM init for TFABOOT by Rajesh Bhagat · Mon Nov 05 18:02:05 2018 +0000
  4. ab4e789 armv8: layerscape: Enable routing SError exception by York Sun · Mon Nov 05 18:01:23 2018 +0000
  5. 0a7a7c3 armv8: layerscape: Avoid code duplication for TZASC Instantiation by Sriram Dash · Mon Mar 26 14:22:43 2018 +0530
  6. 10e4779 SPDX: Convert all of our single license tags to Linux Kernel style by Tom Rini · Sun May 06 17:58:06 2018 -0400
  7. 5d8a61c armv8: ls1043a/ls2080a: check SoC by device ID by Wenbin song · Mon Dec 04 12:18:28 2017 +0800
  8. 3d29a34 armv8: fsl-layerscape: Add back L3 flushing for all exception levels by York Sun · Fri Sep 08 09:33:49 2017 -0700
  9. 97393d6 armv8: fsl-lsch3: Make CCN-504 related code conditional by Ashish Kumar · Fri Aug 18 10:54:36 2017 +0530
  10. a6231fe armv8: Remove duplicate definition for IH_ARCH_ARM and IH_ARCH_ARM64 by Alison Wang · Thu Jun 08 16:15:14 2017 +0800
  11. e6b871e armv8: layerscape: Make U-Boot EL2 safe by York Sun · Mon May 15 08:51:59 2017 -0700
  12. 76bd6ce armv8: fsl-lsch3: Instantiate TZASC configuration in 2 groups by Ashish kumar · Fri Apr 07 11:40:32 2017 +0530
  13. 4ce6fbf armv8: ls2080a: Drop macro CONFIG_LS2080A by York Sun · Mon Mar 27 11:41:01 2017 -0700
  14. eb2088d armv8: aarch64: Fix the warning about x1-x3 nonzero issue by Alison Wang · Tue Jan 17 09:39:17 2017 +0800
  15. a8f57a9 armv8/ls1043a: fixup GIC offset for ls1043a rev1 by Wenbin Song · Tue Jan 17 18:31:15 2017 +0800
  16. c479780 armv8/fsl_lsch2: Add the OCRAM initialization by Hou Zhiqiang · Fri Dec 16 17:15:46 2016 +0800
  17. 6085079 armv8: fsl-layerscape, ccn504: Set forced-order mode in RNI-6, RNI-20 by Priyanka Jain · Wed Nov 09 12:27:54 2016 +0530
  18. 73818d5 armv8: Support loading 32-bit OS in AArch32 execution state by Alison Wang · Thu Nov 10 10:49:03 2016 +0800
  19. 583943b armv8: fsl-layerscape : Check SVR for initializing TZASC by Priyanka Jain · Thu Nov 17 12:29:54 2016 +0530
  20. 784269d armv8: fsl-layerscape: Update TZASC registers type by Priyanka Jain · Thu Nov 17 12:29:53 2016 +0530
  21. 96b001f armv8: lsch3: Add generic get_svr() in assembly by Priyanka Jain · Thu Nov 17 12:29:51 2016 +0530
  22. ddb0f63 armv8: add hooks for all cache-wide operations by Stephen Warren · Wed Oct 19 15:18:46 2016 -0600
  23. bad4984 armv8: ls1046a: Convert CONFIG_LS1046A to Kconfig option ARCH_LS1046A by York Sun · Mon Sep 26 08:09:24 2016 -0700
  24. 48ddbe8 armv8: fsl-layerscape: Increase L2 Data RAM latency and L2 Tag RAM latency by Mingkai Hu · Wed Sep 07 17:56:08 2016 +0800
  25. d169ebe armv8: fsl-layerscape: Add support of QorIQ LS1012A SoC by Prabhakar Kushwaha · Fri Jun 03 18:41:31 2016 +0530
  26. ae17df2 armv8: fsl-layerscape: Put SMMU config code in SMMU_BASE by Prabhakar Kushwaha · Fri Jun 03 18:41:26 2016 +0530
  27. cbe8e1c armv8: LS2080A: Consolidate LS2080A and LS2085A by York Sun · Mon Apr 04 11:41:26 2016 -0700
  28. edbbd25 armv8: lsch3: Enable WUO config for RNI-20 node by Prabhakar Kushwaha · Mon Jan 25 12:08:45 2016 +0530
  29. 0e58b51 armv8/fsl_lsch3: Change arch to fsl-layerscape by Mingkai Hu · Mon Oct 26 19:47:50 2015 +0800[Renamed (97%) from arch/arm/cpu/armv8/fsl-lsch3/lowlevel.S]
  30. 8238f34 armv8: Add framework for CCN-504 interconnect configuration by Bhupesh Sharma · Wed Jul 01 09:58:03 2015 +0530
  31. a814e66 armv8/fsl-lsch3: Set nodes in DVM domain by Scott Wood · Fri Mar 20 19:28:10 2015 -0700
  32. 77a1097 armv8/ls2085a: Fix generic timer clock source by York Sun · Fri Mar 20 19:28:08 2015 -0700
  33. 1ce575f armv8/fsl-lsch3: Convert flushing L3 to assembly to avoid using stack by York Sun · Tue Jan 06 13:18:42 2015 -0800
  34. a0c00ff fsl-ch3/lowlevel: TZPC and TZASC programming to configure non-secure accesses by Bhupesh Sharma · Tue Jan 06 13:11:21 2015 -0800
  35. 56cc3db armv8/fsl-lsch3: Release secondary cores from boot hold off with Boot Page by York Sun · Mon Sep 08 12:20:00 2014 -0700
  36. a84cd72 ARMv8/FSL_LSCH3: Add FSL_LSCH3 SoC by York Sun · Mon Jun 23 15:15:54 2014 -0700