Gitiles
Code Review
Sign In
git01.mediatek.com
/
filogic
/
uboot
/
31b79635435e62628038aa0b673795a646d41d9a
/
arch
/
arm
/
mach-socfpga
31b7963
arm: socfpga: stratix10: Add generic FPGA reconfig mailbox API for S10
by Ang, Chee Hong
· Wed Dec 19 18:35:12 2018 -0800
da13a0a
arm: socfpga: fix SPL booting from fpga OnChip RAM
by Simon Goldschmidt
· Wed Oct 10 14:55:23 2018 +0200
ceab269
arm: socfpga: make config structs const
by Simon Goldschmidt
· Wed Nov 14 21:05:12 2018 +0100
0e182f2
arm: socfpga: stratix10: add sgmii in phymode setup
by Ooi, Joyce
· Mon Sep 24 23:31:45 2018 -0700
2e75a74
arm: socfpga: Remove unused function socfpga_emac_manage_reset()
by Ley Foon Tan
· Fri Sep 21 00:22:14 2018 +0800
897dbd7
socfpga: stratix10: fix sdram_calculate_size
by Dalon Westergreen
· Tue Sep 11 10:06:14 2018 -0700
aaa40e7
ARM: socfpga: Convert Arria10 to timer framework
by Marek Vasut
· Sat Aug 18 16:00:31 2018 +0200
8fdb419
ARM: socfpga: Reorder Arria10 SPL
by Marek Vasut
· Sat Aug 18 19:11:52 2018 +0200
ff756cc
arm: socfpga: stratix10: Fix mailbox urgent command with urgent register
by Ley Foon Tan
· Fri Aug 17 16:22:03 2018 +0800
0968d4e
arm: socfpga: stratix10: Enable EMAC to FPGA bridge based on handoff
by Ley Foon Tan
· Fri Aug 17 16:22:02 2018 +0800
7ebd938
arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask
by Ley Foon Tan
· Thu Aug 16 02:20:17 2018 +0800
71b1637
ARM: socfpga: clk: Convert to clock framework
by Marek Vasut
· Mon Aug 06 21:42:05 2018 +0200
fd6bcb5
ARM: socfpga: clk: Drop unused variables on Arria10
by Marek Vasut
· Tue Jul 31 17:33:42 2018 +0200
d430d9a
ARM: socfpga: clk: Make L4SP and MMC clock calculation Gen5 only
by Marek Vasut
· Mon Aug 06 21:47:50 2018 +0200
e1dcd62
ARM: socfpga: clk: Obtain handoff base clock via DM
by Marek Vasut
· Mon Jul 30 15:56:19 2018 +0200
04c8f4f
ARM: socfpga: Remove adhoc ethernet reset and configuration
by Marek Vasut
· Mon Aug 13 20:06:46 2018 +0200
40ca091
ARM: socfpga: Zap unused reset code
by Marek Vasut
· Mon Aug 13 18:57:08 2018 +0200
8b73c87
ARM: socfpga: Zap all the UART handling complexity
by Marek Vasut
· Sun Apr 15 16:29:12 2018 +0200
69fbb88
ARM: socfpga: Enable DM I2C framework on A10
by Marek Vasut
· Mon Aug 13 18:32:38 2018 +0200
700b2c6
ARM: socfpga: Enable DM reset framework on A10
by Marek Vasut
· Mon Aug 13 18:32:38 2018 +0200
95db8ee
ARM: socfpga: Register the FPGA on A10 in SPL again
by Marek Vasut
· Mon Jul 30 13:58:54 2018 +0200
8e30203
arm: socfpga: gen5: combine some init code for SPL and U-Boot
by Simon Goldschmidt
· Mon Aug 13 21:34:35 2018 +0200
bc698cc
arm: socfpga: cyclone5: handle debug uart
by Simon Goldschmidt
· Mon Aug 13 09:33:47 2018 +0200
1849e25
arm: socfpga: spl_gen5: clean up malloc_base assignment
by Simon Goldschmidt
· Mon Aug 13 09:33:46 2018 +0200
17a1c61
arm: socfpga: fix SPL on gen5 after moving to DM serial
by Simon Goldschmidt
· Mon Aug 13 09:33:44 2018 +0200
7e7ba3b
Kconfig: Sort bool, default, select and imply options
by Michal Simek
· Mon Jul 23 15:55:15 2018 +0200
3e034a3
ARM: socfpga: Init missing security policies on A10
by Marek Vasut
· Thu Jul 12 15:34:23 2018 +0200
911a665
ARM: socfpga: Assure correct CPACR configuration
by Marek Vasut
· Thu Jul 12 15:07:46 2018 +0200
b3d55ea
lib: fdtdec: Rename routine fdtdec_setup_memory_size()
by Siva Durga Prasad Paladugu
· Mon Jul 16 15:56:11 2018 +0530
cb896f5
Merge branch 'master' of git://git.denx.de/u-boot-socfpga
by Tom Rini
· Fri Jul 13 09:05:05 2018 -0400
2667ddd
arm: socfpga: Fixes: include <debug_uart.h>
by Ley Foon Tan
· Thu Jul 12 21:44:24 2018 +0800
27f05ac
arm: socfpga: Fix: Compile MCR instruction on ARM 32-bit only
by Ley Foon Tan
· Thu Jul 12 19:13:34 2018 +0800
72cc958
ARM: socfpga: Assure correct ACTLR configuration
by Marek Vasut
· Tue May 29 16:16:46 2018 +0200
1530317
ARM: socfpga: Pull DRAM size from DT
by Marek Vasut
· Mon May 28 17:09:45 2018 +0200
2b96352
arm: socfpga: Add do_bridge_reset for Arria 10
by Ley Foon Tan
· Fri Jun 01 16:13:19 2018 +0800
9c407b5
arm: socfpga: stratix10: Enable Stratix10 SoC build
by Ley Foon Tan
· Thu May 24 00:17:32 2018 +0800
f9c7f79
ddr: altera: stratix10: Add DDR support for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:30 2018 +0800
4eadafc2
arm: socfpga: stratix10: Add timer support for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:29 2018 +0800
975e496
arm: socfpga: stratix10: Add SPL driver for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:28 2018 +0800
3305ba7
arm: socfpga: Restructure the SPL file
by Ley Foon Tan
· Thu May 24 00:17:27 2018 +0800
ca6afad
arm: socfpga: stratix10: Add MMU support for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:26 2018 +0800
e5b6a66
arm: socfpga: stratix10: Add mailbox support for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:25 2018 +0800
f80cb34
arm: socfpga: stratix10: Add misc support for Stratix10 SoC
by Ley Foon Tan
· Thu May 24 00:17:24 2018 +0800
4cc6b58
arm: socfpga: misc: Move bridge command to misc common
by Ley Foon Tan
· Thu May 24 00:17:23 2018 +0800
d165c70
board/aries: Remove
by Tom Rini
· Mon Jul 02 15:52:50 2018 -0400
4606fc7
SPDX: Fixup SPDX tags in a few new files
by Tom Rini
· Sun May 20 09:47:45 2018 -0400
6fa091d
arm: socfpga: misc: Add CONFIG_SYS_L2_PL310 switch
by Ley Foon Tan
· Fri May 18 22:05:25 2018 +0800
7cdb912
arm: socfpga: stratix10: Add pinmux support for Stratix10 SoC
by Ley Foon Tan
· Fri May 18 22:05:24 2018 +0800
449cbae
arm: socfpga: stratix10: Add reset manager driver for Stratix10 SoC
by Ley Foon Tan
· Fri May 18 22:05:23 2018 +0800
6751e7d
arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoC
by Ley Foon Tan
· Fri May 18 22:05:22 2018 +0800
a61fd02
arm: socfpga: stratix10: Add watchdog and firewall base addresses
by Ley Foon Tan
· Fri May 18 22:05:21 2018 +0800
d5fba89
ARM: socfpga: Fix Documentation errors in scu_registers
by Ben Kalo
· Tue May 15 19:45:37 2018 +0300
f3f525c
ARM: socfpga: Adding SoCFPGA info for both SPL and U-Boot
by Tien Fong Chee
· Tue Dec 05 15:58:08 2017 +0800
a5bfce3
ARM: socfpga: Adding clock frequency info for U-Boot
by Tien Fong Chee
· Tue Dec 05 15:58:07 2017 +0800
4d447a5
configs: Add DDR Kconfig support for Arria 10
by Tien Fong Chee
· Tue Dec 05 15:58:03 2017 +0800
402735b
ARM: socfpga: Add DDR driver for Arria 10
by Tien Fong Chee
· Tue Dec 05 15:58:02 2017 +0800
3710de7
ARM: socfpga: Add DRAM bank size initialization function
by Tien Fong Chee
· Tue Dec 05 15:58:01 2017 +0800
38fad17
ARM: socfpga: Rename the gen5 sdram driver to more specific name
by Tien Fong Chee
· Tue Dec 05 15:58:00 2017 +0800
3386c85
ARM: socfpga: Repair A10 EMAC reset handling
by Marek Vasut
· Mon Apr 23 22:49:31 2018 +0200
ec472e0
ARM: socfpga: Sync A10 clock manager binding parser
by Marek Vasut
· Sat May 12 00:09:21 2018 +0200
014f0ab
ARM: socfpga: Clean up Kconfig entries
by Marek Vasut
· Fri May 11 22:25:59 2018 +0200
0d5abc9
ARM: socfpga: Zap CONFIG_SOCFPGA_VIRTUAL_TARGET
by Marek Vasut
· Mon Apr 23 01:26:10 2018 +0200
492a5cd
Merge git://git.denx.de/u-boot-socfpga
by Tom Rini
· Thu May 10 22:57:41 2018 -0400
70df9d6
SPDX: Convert a few files that were missed before
by Tom Rini
· Mon May 07 17:02:21 2018 -0400
323f9de
ARM: socfpga: Add boot trampoline for Arria10
by Marek Vasut
· Sun Apr 15 13:15:33 2018 +0200
10e4779
SPDX: Convert all of our single license tags to Linux Kernel style
by Tom Rini
· Sun May 06 17:58:06 2018 -0400
bdfb5c4
Remove unnecessary instances of DECLARE_GLOBAL_DATA_PTR
by Tom Rini
· Wed Apr 18 13:50:47 2018 -0400
2c828e3
arm: socfpga: stratix10: Add base address map for Statix10 SoC
by Chin Liang See
· Thu Mar 08 21:39:24 2018 -0600
75f82d0
libfdt: move headers to <linux/libfdt.h> and <linux/libfdt_env.h>
by Masahiro Yamada
· Mon Mar 05 01:20:11 2018 +0900
b06dad2
ARM: socfpga: Add new CycloneV SoC Devboards DBM-SoC1 board
by Marek Vasut
· Sat Feb 24 23:34:00 2018 +0100
7c88d10
spl: eMMC/SD: Provide one __weak spl_boot_mode() function
by Lukasz Majewski
· Sat Feb 03 08:29:52 2018 +0100
1c478c2
ARM: socfpga: Convert callers of cm_write_with_phase for wait_for_bit_le32
by Tom Rini
· Fri Jan 26 11:24:04 2018 -0500
60649bb
Merge git://git.denx.de/u-boot-spi
by Tom Rini
· Fri Jan 26 07:46:34 2018 -0500
7473932
SOCFPGA: clock manager: implement dw_spi_get_clk function
by Eugeniy Paltsev
· Thu Dec 28 15:09:02 2017 +0300
918de03
wait_bit: use wait_for_bit_le32 and remove wait_for_bit
by Álvaro Fernández Rojas
· Tue Jan 23 17:14:55 2018 +0100
df09a19
arm: socfpga: Guard commands with CONFIG_SPL_BUILD tests
by Tom Rini
· Fri Dec 22 12:19:22 2017 -0500
85bd93d
socfpga: boot0 hook: adjust to unified boot0 semantics
by Philipp Tomsich
· Tue Oct 10 16:21:07 2017 +0200
81e1042
treewide: replace with error() with pr_err()
by Masahiro Yamada
· Sat Sep 16 14:10:41 2017 +0900
2337ebe
ARM: socfpga: fix duplicate const specifier warning
by Masahiro Yamada
· Tue Sep 12 17:23:39 2017 +0900
6a38e41
env: Rename setenv() to env_set()
by Simon Glass
· Thu Aug 03 12:22:09 2017 -0600
1d675f3
arm: socfpga: Add FPGA driver support for Arria 10
by Tien Fong Chee
· Wed Jul 26 13:05:43 2017 +0800
31e50f4
arm: socfpga: Restructure FPGA driver in the preparation to support A10
by Tien Fong Chee
· Wed Jul 26 13:05:38 2017 +0800
7b7b625
arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset
by Tien Fong Chee
· Wed Jul 26 13:05:37 2017 +0800
48fcc4a
Convert CONFIG_SPL_BOARD_INIT to Kconfig
by Ley Foon Tan
· Wed May 03 17:13:32 2017 +0800
5b7cea6
arm: socfpga: Enable build for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:48 2017 +0800
9db517e
arm: socfpga: Add SPL support for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:45 2017 +0800
cfd0c54
arm: socfpga: Add misc support for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:43 2017 +0800
9ea8c5b
arm: socfpga: Add pinmux for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:42 2017 +0800
d33c203
arm: socfpga: Add sdram header file for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:41 2017 +0800
c3b4963
arm: socfpga: Add system manager for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:40 2017 +0800
ca40f29
arm: socfpga: Add clock driver for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:39 2017 +0800
778ed2c
arm: socfpga: Add reset driver support for Arria 10
by Ley Foon Tan
· Wed Apr 26 02:44:38 2017 +0800
05e8629
arm: socfpga: Add A10 macros
by Ley Foon Tan
· Wed Apr 26 02:44:37 2017 +0800
b149f2b
arm: socfpga: Restructure misc driver
by Ley Foon Tan
· Wed Apr 26 02:44:36 2017 +0800
d5c5e3b
arm: socfpga: Restructure system manager
by Ley Foon Tan
· Wed Apr 26 02:44:35 2017 +0800
dd5d12d
arm: socfpga: Restructure reset manager driver
by Ley Foon Tan
· Wed Apr 26 02:44:34 2017 +0800
ec6f882
arm: socfpga: Restructure clock manager driver
by Ley Foon Tan
· Wed Apr 26 02:44:33 2017 +0800
7a0fe0d
arm: socfpga: add cyclone5 based de10-nano board
by Dalon Westergreen
· Tue Apr 18 08:11:16 2017 -0700
016539e
arm: socfpga: Convert Altera DDR SDRAM driver to use Kconfig
by Ley Foon Tan
· Wed Apr 05 17:32:51 2017 +0800
9d6c56b
ARM: socfpga: Rename MCVEVK
by Marek Vasut
· Wed Apr 05 13:17:03 2017 +0200
Next »