blob: bb12ebfe4fd002a0d3428e15c7ccffa4c08c9914 [file] [log] [blame]
developer7305b4c2020-04-21 09:28:49 +02001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2020 MediaTek Inc.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef __CONFIG_MT7628_H
9#define __CONFIG_MT7628_H
10
developer7305b4c2020-04-21 09:28:49 +020011#define CONFIG_SYS_SDRAM_BASE 0x80000000
developer7305b4c2020-04-21 09:28:49 +020012
13#define CONFIG_SYS_INIT_SP_OFFSET 0x80000
14
developer7305b4c2020-04-21 09:28:49 +020015/* Serial SPL */
Simon Glassf4d60392021-08-08 12:20:12 -060016#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
Tom Rinidf6a2152022-11-16 13:10:28 -050017#define CFG_SYS_NS16550_CLK 40000000
18#define CFG_SYS_NS16550_COM1 0xb0000c00
developer7305b4c2020-04-21 09:28:49 +020019#endif
20
21/* Serial common */
22#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
23 230400, 460800, 921600 }
24
25/* SPL */
developer7305b4c2020-04-21 09:28:49 +020026
Simon Glass72cc5382022-10-20 18:22:39 -060027#define CONFIG_SYS_UBOOT_START CONFIG_TEXT_BASE
developer7305b4c2020-04-21 09:28:49 +020028
29/* Dummy value */
30#define CONFIG_SYS_UBOOT_BASE 0
31
32#endif /* __CONFIG_MT7628_H */