blob: e53e6a0d0a0e370fa1fe846805196f0a58fde72b [file] [log] [blame]
developer7305b4c2020-04-21 09:28:49 +02001/* SPDX-License-Identifier: GPL-2.0 */
2/*
3 * Copyright (C) 2020 MediaTek Inc.
4 *
5 * Author: Weijie Gao <weijie.gao@mediatek.com>
6 */
7
8#ifndef __CONFIG_MT7628_H
9#define __CONFIG_MT7628_H
10
11#define CONFIG_SYS_HZ 1000
12#define CONFIG_SYS_MIPS_TIMER_FREQ 290000000
13
14#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
15
developer7305b4c2020-04-21 09:28:49 +020016#define CONFIG_SYS_BOOTPARAMS_LEN 0x20000
17
18#define CONFIG_SYS_SDRAM_BASE 0x80000000
developer7305b4c2020-04-21 09:28:49 +020019
20#define CONFIG_SYS_INIT_SP_OFFSET 0x80000
21
22#define CONFIG_SYS_BOOTM_LEN 0x1000000
23
24#define CONFIG_SYS_MAXARGS 16
25#define CONFIG_SYS_CBSIZE 1024
26
27/* Serial SPL */
Simon Glassf4d60392021-08-08 12:20:12 -060028#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_SERIAL)
developer7305b4c2020-04-21 09:28:49 +020029#define CONFIG_SYS_NS16550_MEM32
30#define CONFIG_SYS_NS16550_CLK 40000000
31#define CONFIG_SYS_NS16550_REG_SIZE -4
32#define CONFIG_SYS_NS16550_COM1 0xb0000c00
developer7305b4c2020-04-21 09:28:49 +020033#endif
34
35/* Serial common */
36#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, \
37 230400, 460800, 921600 }
38
39/* SPL */
developer7305b4c2020-04-21 09:28:49 +020040
41#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
42#define CONFIG_SPL_BSS_START_ADDR 0x80010000
43#define CONFIG_SPL_BSS_MAX_SIZE 0x10000
44#define CONFIG_SPL_MAX_SIZE 0x10000
45#define CONFIG_SPL_PAD_TO 0
46
47/* Dummy value */
48#define CONFIG_SYS_UBOOT_BASE 0
49
50#endif /* __CONFIG_MT7628_H */