Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f5291761906f336c34accf9280d1413a472c4546 / . / configs / nanopi-m4b-rk3399_defconfig
blob: 34f892d5d3c1054c00e20e9e8cdaf298326f78ed [file] [log] [blame]
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
Jonas Karlman20e63412024-04-30 15:30:25 +0000[diff] [blame]5CONFIG_SPL_GPIO=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
7CONFIG_ENV_OFFSET=0x3F8000
Jonas Karlman219b41a2024-05-04 19:42:57 +0000[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3399-nanopi-m4b"
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]9CONFIG_DM_RESET=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]10CONFIG_ROCKCHIP_RK3399=y
11CONFIG_TARGET_EVB_RK3399=y
12CONFIG_DEBUG_UART_BASE=0xFF1A0000
13CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]14CONFIG_SYS_LOAD_ADDR=0x800800
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]15CONFIG_PCI=y
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]16CONFIG_DEBUG_UART=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]17CONFIG_AHCI=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]18CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-nanopi-m4b.dtb"
19CONFIG_DISPLAY_BOARDINFO_LATE=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]20CONFIG_SPL_MAX_SIZE=0x40000
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]21CONFIG_SPL_PAD_TO=0x7f8000
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]22# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Quentin Schulz95edee72023-06-21 18:02:52 +0200[diff] [blame]23CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]24CONFIG_TPL=y
25CONFIG_CMD_BOOTZ=y
26CONFIG_CMD_GPT=y
27CONFIG_CMD_MMC=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]28CONFIG_CMD_PCI=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]29CONFIG_CMD_USB=y
30# CONFIG_CMD_SETEXPR is not set
31CONFIG_CMD_TIME=y
32CONFIG_SPL_OF_CONTROL=y
Jonas Karlman6a6b4f52024-04-30 15:30:24 +0000[diff] [blame]33CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]34CONFIG_ENV_IS_IN_MMC=y
35CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]36CONFIG_SCSI_AHCI=y
37CONFIG_AHCI_PCI=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]38CONFIG_ROCKCHIP_GPIO=y
39CONFIG_SYS_I2C_ROCKCHIP=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]40CONFIG_ROCKCHIP_IODOMAIN=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]41CONFIG_MMC_DW=y
42CONFIG_MMC_DW_ROCKCHIP=y
43CONFIG_MMC_SDHCI=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]44CONFIG_MMC_SDHCI_SDMA=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]45CONFIG_MMC_SDHCI_ROCKCHIP=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]46CONFIG_PHY_REALTEK=y
47CONFIG_DM_ETH_PHY=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]48CONFIG_ETH_DESIGNWARE=y
49CONFIG_GMAC_ROCKCHIP=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]50CONFIG_NVME_PCI=y
51CONFIG_PHY_ROCKCHIP_INNO_USB2=y
52CONFIG_PHY_ROCKCHIP_TYPEC=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]53CONFIG_PMIC_RK8XX=y
Jonas Karlman20e63412024-04-30 15:30:25 +0000[diff] [blame]54CONFIG_SPL_DM_REGULATOR_FIXED=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]55CONFIG_REGULATOR_RK8XX=y
56CONFIG_PWM_ROCKCHIP=y
Jonas Karlman02dd7822024-05-01 16:22:32 +0000[diff] [blame]57CONFIG_SCSI=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]58CONFIG_BAUDRATE=1500000
59CONFIG_DEBUG_UART_SHIFT=2
Tom Rinidc172ee2022-12-04 09:39:03 -0500[diff] [blame]60CONFIG_SYS_NS16550_MEM32=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]61CONFIG_SYSRESET=y
62CONFIG_USB=y
63CONFIG_USB_XHCI_HCD=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]64CONFIG_USB_EHCI_HCD=y
65CONFIG_USB_EHCI_GENERIC=y
Jonas Karlmanac8d1572023-11-12 17:48:57 +0000[diff] [blame]66CONFIG_USB_DWC3=y
67CONFIG_USB_DWC3_GENERIC=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]68CONFIG_USB_KEYBOARD=y
69CONFIG_USB_HOST_ETHER=y
70CONFIG_USB_ETHER_ASIX=y
71CONFIG_USB_ETHER_ASIX88179=y
72CONFIG_USB_ETHER_MCS7830=y
73CONFIG_USB_ETHER_RTL8152=y
74CONFIG_USB_ETHER_SMSC95XX=y
Simon Glass52cb5042022-10-18 07:46:31 -0600[diff] [blame]75CONFIG_VIDEO=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]76CONFIG_DISPLAY=y
77CONFIG_VIDEO_ROCKCHIP=y
78CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Alexandre Vicenzibc592bd2021-03-26 13:37:10 +0100[diff] [blame]79CONFIG_ERRNO_STR=y