blob: 3bf70a0e0ae2e271f8c9ef0262d7978f3cd27d90 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Andy Yan2d982da2017-06-01 18:00:55 +08002/*
3 * (C) Copyright 2016 Rockchip Electronics Co., Ltd
Andy Yan2d982da2017-06-01 18:00:55 +08004 */
5#ifndef __CONFIG_RV1108_COMMON_H
6#define __CONFIG_RV1108_COMMON_H
7
Kever Yang9fbe17c2019-03-28 11:01:23 +08008#include <asm/arch-rockchip/hardware.h>
Andy Yan2d982da2017-06-01 18:00:55 +08009#include "rockchip-common.h"
10
Tom Rini3088b312022-12-04 10:04:13 -050011#define CFG_IRAM_BASE 0x10080000
Kever Yangaf376322019-07-22 19:59:09 +080012
Tom Rini6a5dccc2022-11-16 13:10:41 -050013#define CFG_SYS_TIMER_RATE (24 * 1000 * 1000)
Andy Yan2d982da2017-06-01 18:00:55 +080014/* TIMER1,initialized by ddr initialize code */
Tom Rini6a5dccc2022-11-16 13:10:41 -050015#define CFG_SYS_TIMER_BASE 0x10350020
16#define CFG_SYS_TIMER_COUNTER (CFG_SYS_TIMER_BASE + 8)
Andy Yan2d982da2017-06-01 18:00:55 +080017
Tom Rinibb4dd962022-11-16 13:10:37 -050018#define CFG_SYS_SDRAM_BASE 0x60000000
Andy Yan2d982da2017-06-01 18:00:55 +080019
Otavio Salvadord49cf012018-11-30 11:34:17 -020020#define ENV_MEM_LAYOUT_SETTINGS \
21 "scriptaddr=0x60000000\0" \
22 "fdt_addr_r=0x61f00000\0" \
23 "kernel_addr_r=0x62000000\0" \
24 "ramdisk_addr_r=0x64000000\0"
25
26#include <config_distro_bootcmd.h>
Tom Rinic9edebe2022-12-04 10:03:50 -050027#define CFG_EXTRA_ENV_SETTINGS \
Otavio Salvadord49cf012018-11-30 11:34:17 -020028 ENV_MEM_LAYOUT_SETTINGS \
29 "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
30 "partitions=" PARTS_DEFAULT \
Simon Glassf27e9d52023-04-24 13:49:51 +120031 "boot_targets=" BOOT_TARGETS "\0"
Tom Rini1e57cbb2022-06-10 22:59:38 -040032
Otavio Salvadord49cf012018-11-30 11:34:17 -020033#endif