Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / f1c51912923fa9cfe4af990f427bfce9ebc37eed / . / drivers / usb / host / Kconfig
blob: 8f77412cc71b8dcaf2b0eed0794d1d644b861831 [file] [log] [blame]
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]1#
2# USB Host Controller Drivers
3#
4comment "USB Host Controller Drivers"
5
Masahiro Yamada59cfdc02016-08-01 00:16:34 +0900[diff] [blame]6config USB_HOST
7 bool
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]8 select DM_USB
Masahiro Yamada59cfdc02016-08-01 00:16:34 +0900[diff] [blame]9
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]10config USB_XHCI_HCD
11 bool "xHCI HCD (USB 3.0) support"
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]12 depends on DM && OF_CONTROL
Masahiro Yamada59cfdc02016-08-01 00:16:34 +0900[diff] [blame]13 select USB_HOST
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]14 ---help---
15 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
16 "SuperSpeed" host controller hardware.
17
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]18if USB_XHCI_HCD
19
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]20config USB_XHCI_DWC3
21 bool "DesignWare USB3 DRD Core Support"
22 help
23 Say Y or if your system has a Dual Role SuperSpeed
24 USB controller based on the DesignWare USB3 IP Core.
25
Neil Armstrong069421e2018-04-11 17:08:00 +0200[diff] [blame]26config USB_XHCI_DWC3_OF_SIMPLE
27 bool "DesignWare USB3 DRD Generic OF Simple Glue Layer"
Jean-Jacques Hiblot74d9a9d2018-04-12 10:41:10 +0200[diff] [blame]28 depends on DM_USB
Mark Kettenis06ec9132019-06-30 18:01:54 +0200[diff] [blame]29 default y if ARCH_ROCKCHIP
Jean-Jacques Hiblot6c705f42018-04-12 10:41:11 +0200[diff] [blame]30 default y if DRA7XX
Neil Armstrong069421e2018-04-11 17:08:00 +0200[diff] [blame]31 help
32 Support USB2/3 functionality in simple SoC integrations with
33 USB controller based on the DesignWare USB3 IP Core.
34
developer507fc9b2020-05-02 11:35:18 +0200[diff] [blame]35config USB_XHCI_MTK
36 bool "Support for MediaTek on-chip xHCI USB controller"
37 depends on ARCH_MEDIATEK
38 help
39 Enables support for the on-chip xHCI controller on MediaTek SoCs.
40
Stefan Roese07faf112016-07-14 11:39:20 +0200[diff] [blame]41config USB_XHCI_MVEBU
42 bool "MVEBU USB 3.0 support"
43 default y
44 depends on ARCH_MVEBU
Konstantin Porotchkin1b5ed4d2017-02-12 11:10:30 +0200[diff] [blame]45 select DM_REGULATOR
Stefan Roese07faf112016-07-14 11:39:20 +0200[diff] [blame]46 help
47 Choose this option to add support for USB 3.0 driver on mvebu
48 SoCs, which includes Armada8K, Armada3700 and other Armada
49 family SoCs.
50
Stefan Roesedf33b572020-08-24 13:04:38 +0200[diff] [blame]51config USB_XHCI_OCTEON
52 bool "Support for Marvell Octeon family on-chip xHCI USB controller"
53 depends on ARCH_OCTEON
54 default y
55 help
56 Enables support for the on-chip xHCI controller on Marvell Octeon
57 family SoCs. This is a driver for the dwc3 to provide the glue logic
58 to configure the controller.
59
Tom Riniebc1c842021-09-12 20:32:22 -0400[diff] [blame]60config USB_XHCI_OMAP
61 bool "Support for TI OMAP family xHCI USB controller"
62 depends on ARCH_OMAP2PLUS
63 help
64 Enables support for the on-chip xHCI controller found on some TI SoC
65 families. Note that some families have multiple contollers while
66 others only have something such as DesignWare-based controllers.
67 Consult the SoC documentation to determine if this option applies
68 to your hardware.
69
Bin Mengd34d6fc2017-07-19 21:50:08 +0800[diff] [blame]70config USB_XHCI_PCI
71 bool "Support for PCI-based xHCI USB controller"
Bin Meng7e8644d2017-07-19 21:51:07 +0800[diff] [blame]72 depends on DM_USB
Bin Mengd34d6fc2017-07-19 21:50:08 +0800[diff] [blame]73 default y if X86
74 help
75 Enables support for the PCI-based xHCI controller.
76
Marek Vasut24257272017-10-15 15:01:29 +0200[diff] [blame]77config USB_XHCI_RCAR
78 bool "Renesas RCar USB 3.0 support"
79 default y
80 depends on ARCH_RMOBILE
81 help
82 Choose this option to add support for USB 3.0 driver on Renesas
83 RCar Gen3 SoCs.
84
Patrice Chotardf2505b12017-09-05 11:04:24 +0200[diff] [blame]85config USB_XHCI_STI
86 bool "Support for STMicroelectronics STiH407 family on-chip xHCI USB controller"
87 depends on ARCH_STI
88 default y
89 help
90 Enables support for the on-chip xHCI controller on STMicroelectronics
91 STiH407 family SoCs. This is a driver for the dwc3 to provide the glue logic
92 to configure the controller.
93
Uri Mashiachf6ff74e2017-02-23 15:39:36 +0200[diff] [blame]94config USB_XHCI_DRA7XX_INDEX
95 int "DRA7XX xHCI USB index"
96 range 0 1
97 default 0
98 depends on DRA7XX
99 help
100 Select the DRA7XX xHCI USB index.
101 Current supported values: 0, 1.
102
Ran Wanga5a97352017-10-23 10:09:22 +0800[diff] [blame]103config USB_XHCI_FSL
104 bool "Support for NXP Layerscape on-chip xHCI USB controller"
105 default y if ARCH_LS1021A || FSL_LSCH3 || FSL_LSCH2
106 depends on !SPL_NO_USB
107 help
108 Enables support for the on-chip xHCI controller on NXP Layerscape SoCs.
Rayagonda Kokatanurf59d24e2020-04-09 09:23:15 +0530[diff] [blame]109
110config USB_XHCI_BRCM
111 bool "Broadcom USB3 Host XHCI controller"
112 depends on DM_USB
113 help
114 USB controller based on the Broadcom USB3 IP Core.
115 Supports USB2/3 functionality.
116
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]117endif # USB_XHCI_HCD
Alexey Brodkin83fd3122015-12-14 17:18:50 +0300[diff] [blame]118
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]119config USB_EHCI_HCD
120 bool "EHCI HCD (USB 2.0) support"
Tom Rini7716cd62017-05-12 22:33:28 -0400[diff] [blame]121 default y if ARCH_MX5 || ARCH_MX6
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]122 depends on DM && OF_CONTROL
Masahiro Yamada59cfdc02016-08-01 00:16:34 +0900[diff] [blame]123 select USB_HOST
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]124 ---help---
125 The Enhanced Host Controller Interface (EHCI) is standard for USB 2.0
126 "high speed" (480 Mbit/sec, 60 Mbyte/sec) host controller hardware.
127 If your USB host controller supports USB 2.0, you will likely want to
128 configure this Host Controller Driver.
129
130 EHCI controllers are packaged with "companion" host controllers (OHCI
131 or UHCI) to handle USB 1.1 devices connected to root hub ports. Ports
132 will connect to EHCI if the device is high speed, otherwise they
133 connect to a companion controller. If you configure EHCI, you should
134 probably configure the OHCI (for NEC and some other vendors) USB Host
135 Controller Driver or UHCI (for Via motherboards) Host Controller
136 Driver too.
137
138 You may want to read <file:Documentation/usb/ehci.txt>.
139
Masahiro Yamada1b0a06b2014-11-07 18:48:31 +0900[diff] [blame]140if USB_EHCI_HCD
141
Marek Behúne1489262021-10-09 15:27:35 +0200[diff] [blame]142config USB_EHCI_IS_TDI
143 bool
144
Wenyou Yang11e26652016-08-05 08:57:35 +0800[diff] [blame]145config USB_EHCI_ATMEL
146 bool "Support for Atmel on-chip EHCI USB controller"
147 depends on ARCH_AT91
148 default y
149 ---help---
150 Enables support for the on-chip EHCI controller on Atmel chips.
151
Stefan Roese03901022015-09-01 11:39:44 +0200[diff] [blame]152config USB_EHCI_MARVELL
Tom Rini496a4172017-05-12 22:33:29 -0400[diff] [blame]153 bool "Support for Marvell on-chip EHCI USB controller"
Trevor Woernerbb7ab072020-05-06 08:02:40 -0400[diff] [blame]154 depends on ARCH_MVEBU || ARCH_KIRKWOOD || ARCH_ORION5X
Stefan Roese03901022015-09-01 11:39:44 +0200[diff] [blame]155 default y
Marek Behúne1489262021-10-09 15:27:35 +0200[diff] [blame]156 select USB_EHCI_IS_TDI if !ARM64
Stefan Roese03901022015-09-01 11:39:44 +0200[diff] [blame]157 ---help---
158 Enables support for the on-chip EHCI controller on MVEBU SoCs.
159
Lukasz Majewski6fccaf22019-04-04 12:26:55 +0200[diff] [blame]160config USB_EHCI_MX5
161 bool "Support for i.MX5 on-chip EHCI USB controller"
162 depends on ARCH_MX5
Lukasz Majewski6fccaf22019-04-04 12:26:55 +0200[diff] [blame]163 help
164 Enables support for the on-chip EHCI controller on i.MX5 SoCs.
165
Nikita Kiryanov99241032015-07-23 17:19:35 +0300[diff] [blame]166config USB_EHCI_MX6
Ye Li9da57ea2019-10-24 10:29:32 -0300[diff] [blame]167 bool "Support for i.MX6/i.MX7ULP on-chip EHCI USB controller"
Giulio Benetti13ded2c2021-05-20 16:10:15 +0200[diff] [blame]168 depends on ARCH_MX6 || ARCH_MX7ULP || ARCH_IMXRT
Nikita Kiryanov99241032015-07-23 17:19:35 +0300[diff] [blame]169 default y
170 ---help---
171 Enables support for the on-chip EHCI controller on i.MX6 SoCs.
172
Stefan Agner100fe072016-07-13 00:25:36 -0700[diff] [blame]173config USB_EHCI_MX7
174 bool "Support for i.MX7 on-chip EHCI USB controller"
Marek Vasute15971f2021-04-02 14:07:22 +0200[diff] [blame]175 depends on ARCH_MX7 || IMX8M
176 select PHY if IMX8M
177 select NOP_PHY if IMX8M
Stefan Agner100fe072016-07-13 00:25:36 -0700[diff] [blame]178 default y
179 ---help---
180 Enables support for the on-chip EHCI controller on i.MX7 SoCs.
181
Marek Behún53d53512021-10-09 15:27:33 +0200[diff] [blame]182config USB_EHCI_MXS
Lukasz Majewski7a4aba62021-12-22 10:55:06 +0100[diff] [blame]183 bool "Support for i.MX23/i.MX28 EHCI USB controller"
184 depends on ARCH_MX23 || ARCH_MX28
Marek Behún53d53512021-10-09 15:27:33 +0200[diff] [blame]185 default y
Marek Behúne1489262021-10-09 15:27:35 +0200[diff] [blame]186 select USB_EHCI_IS_TDI
Marek Behún53d53512021-10-09 15:27:33 +0200[diff] [blame]187 help
Lukasz Majewski7a4aba62021-12-22 10:55:06 +0100[diff] [blame]188 Enables support for the on-chip EHCI controller on i.MX23 and
189 i.MX28 SoCs.
Marek Behún53d53512021-10-09 15:27:33 +0200[diff] [blame]190
Tom Rini639a8402017-05-12 22:33:30 -0400[diff] [blame]191config USB_EHCI_OMAP
192 bool "Support for OMAP3+ on-chip EHCI USB controller"
193 depends on ARCH_OMAP2PLUS
Adam Fordcb9a3562022-02-19 17:08:44 -0600[diff] [blame]194 select PHY
195 imply NOP_PHY
Tom Rini639a8402017-05-12 22:33:30 -0400[diff] [blame]196 default y
197 ---help---
198 Enables support for the on-chip EHCI controller on OMAP3 and later
199 SoCs.
200
Marcel Ziswiler31f44952019-03-25 17:24:54 +0100[diff] [blame]201config USB_EHCI_VF
202 bool "Support for Vybrid on-chip EHCI USB controller"
203 depends on ARCH_VF610
204 default y
205 help
206 Enables support for the on-chip EHCI controller on Vybrid SoCs.
207
Ye Li9da57ea2019-10-24 10:29:32 -0300[diff] [blame]208if USB_EHCI_MX6 || USB_EHCI_MX7
Stefan Agner8652ce92016-07-13 00:25:38 -0700[diff] [blame]209
210config MXC_USB_OTG_HACTIVE
211 bool "USB Power pin high active"
212 ---help---
213 Set the USB Power pin polarity to be high active (PWR_POL)
214
215endif
216
Mateusz Kulikowskidc381172016-03-31 23:12:26 +0200[diff] [blame]217config USB_EHCI_MSM
218 bool "Support for Qualcomm on-chip EHCI USB controller"
219 depends on DM_USB
220 select USB_ULPI_VIEWPORT
Ramon Fried7e365962018-09-21 13:35:50 +0300[diff] [blame]221 select MSM8916_USB_PHY
Mateusz Kulikowskidc381172016-03-31 23:12:26 +0200[diff] [blame]222 ---help---
223 Enables support for the on-chip EHCI controller on Qualcomm
224 Snapdragon SoCs.
Mateusz Kulikowskidc381172016-03-31 23:12:26 +0200[diff] [blame]225
Bin Mengec4b5732017-08-09 00:21:54 -0700[diff] [blame]226config USB_EHCI_PCI
227 bool "Support for PCI-based EHCI USB controller"
228 default y if X86
229 help
230 Enables support for the PCI-based EHCI controller.
231
Peter Robinson43ecef42019-02-20 12:17:27 +0000[diff] [blame]232config USB_EHCI_TEGRA
233 bool "Support for NVIDIA Tegra on-chip EHCI USB controller"
Trevor Woerner513f6402020-05-06 08:02:41 -0400[diff] [blame]234 depends on ARCH_TEGRA
Marek Behúne1489262021-10-09 15:27:35 +0200[diff] [blame]235 select USB_EHCI_IS_TDI
Peter Robinson43ecef42019-02-20 12:17:27 +0000[diff] [blame]236 ---help---
237 Enable support for Tegra on-chip EHCI USB controller
238
Siva Durga Prasad Paladugu42fcc182016-07-22 14:51:51 +0530[diff] [blame]239config USB_EHCI_ZYNQ
240 bool "Support for Xilinx Zynq on-chip EHCI USB controller"
Michal Simek3239d712020-08-24 14:41:51 +0200[diff] [blame]241 default y if ARCH_ZYNQ
Marek Behúne1489262021-10-09 15:27:35 +0200[diff] [blame]242 select USB_EHCI_IS_TDI
Siva Durga Prasad Paladugu42fcc182016-07-22 14:51:51 +0530[diff] [blame]243 ---help---
244 Enable support for Zynq on-chip EHCI USB controller
245
Alexey Brodkina6aff432015-12-02 12:32:02 +0300[diff] [blame]246config USB_EHCI_GENERIC
247 bool "Support for generic EHCI USB controller"
Alexey Brodkina6aff432015-12-02 12:32:02 +0300[diff] [blame]248 depends on DM_USB
Jagan Teki1ba41e12018-12-22 18:18:10 +0530[diff] [blame]249 default ARCH_SUNXI
Alexey Brodkina6aff432015-12-02 12:32:02 +0300[diff] [blame]250 ---help---
251 Enables support for generic EHCI controller.
252
Ran Wang9798b662017-12-20 10:34:20 +0800[diff] [blame]253config USB_EHCI_FSL
254 bool "Support for FSL on-chip EHCI USB controller"
Ran Wang9798b662017-12-20 10:34:20 +0800[diff] [blame]255 select CONFIG_EHCI_HCD_INIT_AFTER_RESET
256 ---help---
257 Enables support for the on-chip EHCI controller on FSL chips.
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]258endif # USB_EHCI_HCD
259
260config USB_OHCI_HCD
261 bool "OHCI HCD (USB 1.1) support"
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]262 depends on DM && OF_CONTROL
263 select USB_HOST
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]264 ---help---
265 The Open Host Controller Interface (OHCI) is a standard for accessing
266 USB 1.1 host controller hardware. It does more in hardware than Intel's
267 UHCI specification. If your USB host controller follows the OHCI spec,
268 say Y. On most non-x86 systems, and on x86 hardware that's not using a
269 USB controller from Intel or VIA, this is appropriate. If your host
270 controller doesn't use PCI, this is probably appropriate. For a PCI
271 based system where you're not sure, the "lspci -v" entry will list the
272 right "prog-if" for your USB controller(s): EHCI, OHCI, or UHCI.
273
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]274if USB_OHCI_HCD
275
Heiko Schocher124f9472019-07-16 10:49:07 +0200[diff] [blame]276config USB_OHCI_PCI
277 bool "Support for PCI-based OHCI USB controller"
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]278 depends on PCI
Heiko Schocher124f9472019-07-16 10:49:07 +0200[diff] [blame]279 help
280 Enables support for the PCI-based OHCI controller.
281
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]282config USB_OHCI_GENERIC
283 bool "Support for generic OHCI USB controller"
Jagan Teki1ba41e12018-12-22 18:18:10 +0530[diff] [blame]284 default ARCH_SUNXI
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]285 ---help---
286 Enables support for generic OHCI controller.
287
Adam Ford5f364f52019-04-30 05:21:41 -0500[diff] [blame]288config USB_OHCI_DA8XX
289 bool "Support for da850 OHCI USB controller"
290 help
291 Enable support for the da850 USB controller.
292
Masahiro Yamada78a9c792016-08-01 00:16:32 +0900[diff] [blame]293endif # USB_OHCI_HCD
Masahiro Yamada718ba3c2016-08-01 00:16:33 +0900[diff] [blame]294
295config USB_UHCI_HCD
296 bool "UHCI HCD (most Intel and VIA) support"
Masahiro Yamada59cfdc02016-08-01 00:16:34 +0900[diff] [blame]297 select USB_HOST
Masahiro Yamada718ba3c2016-08-01 00:16:33 +0900[diff] [blame]298 ---help---
299 The Universal Host Controller Interface is a standard by Intel for
300 accessing the USB hardware in the PC (which is also called the USB
301 host controller). If your USB host controller conforms to this
302 standard, you may want to say Y, but see below. All recent boards
303 with Intel PCI chipsets (like intel 430TX, 440FX, 440LX, 440BX,
304 i810, i820) conform to this standard. Also all VIA PCI chipsets
305 (like VIA VP2, VP3, MVP3, Apollo Pro, Apollo Pro II or Apollo Pro
306 133) and LEON/GRLIB SoCs with the GRUSBHC controller.
307 If unsure, say Y.
308
309if USB_UHCI_HCD
310
311endif # USB_UHCI_HCD
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]312
313config USB_DWC2
314 bool "DesignWare USB2 Core support"
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]315 depends on DM && OF_CONTROL
Philipp Tomsich54983812017-07-03 18:30:06 +0200[diff] [blame]316 select USB_HOST
317 ---help---
318 The DesignWare USB 2.0 controller is compliant with the
319 USB-Implementers Forum (USB-IF) USB 2.0 specifications.
320 Hi-Speed (480 Mbps), Full-Speed (12 Mbps), and Low-Speed (1.5 Mbps)
321 operation is compliant to the controller Supplement. If you want to
322 enable this controller in host mode, say Y.
Alexey Brodkinf19414b2018-02-28 16:16:58 +0300[diff] [blame]323
324if USB_DWC2
325config USB_DWC2_BUFFER_SIZE
326 int "Data buffer size in kB"
327 default 64
328 ---help---
329 By default 64 kB buffer is used but if amount of RAM avaialble on
330 the target is not enough to accommodate allocation of buffer of
331 that size it is possible to shrink it. Smaller sizes should be fine
332 because larger transactions could be split in smaller ones.
333
334endif # USB_DWC2
Marek Vasut88016032019-08-11 13:23:43 +0200[diff] [blame]335
336config USB_R8A66597_HCD
337 bool "Renesas R8A66597 USB Core support"
Tom Rini5b9e6162021-07-09 10:11:56 -0400[diff] [blame]338 depends on DM && OF_CONTROL
Marek Vasut88016032019-08-11 13:23:43 +0200[diff] [blame]339 select USB_HOST
340 ---help---
341 This enables support for the on-chip Renesas R8A66597 USB 2.0
342 controller, present in various RZ and SH SoCs.