blob: 460ede00bc539226030bd0df79214a59a0f3d1b3 [file] [log] [blame]
Bin Meng2f326222014-12-17 15:50:40 +08001#
2# Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
3#
4# SPDX-License-Identifier: GPL-2.0+
5#
6
7config INTEL_QUEENSBAY
8 bool
9 select HAVE_FSP
10 select HAVE_CMC
Bin Meng6f40e7c2017-07-30 06:23:13 -070011 select ARCH_EARLY_INIT_R
Bin Meng73f5bc12017-07-30 19:24:02 -070012 imply AHCI_PCI
Bin Meng2f2c8912017-07-30 06:23:21 -070013 imply ICH_SPI
Bin Mengce9d1b02017-07-30 06:23:28 -070014 imply INTEL_ICH6_GPIO
Bin Meng2f2c8912017-07-30 06:23:21 -070015 imply MMC
16 imply MMC_PCI
17 imply MMC_SDHCI
18 imply MMC_SDHCI_SDMA
19 imply PCH_GBE
20 imply SCSI
Tuomas Tynkkynenedf9f622017-12-08 15:36:19 +020021 imply SCSI_AHCI
Bin Meng2f2c8912017-07-30 06:23:21 -070022 imply SPI_FLASH
23 imply SYS_NS16550
Bin Meng5b5d1732017-07-30 06:23:27 -070024 imply USB
25 imply USB_EHCI_HCD
Bin Meng2f2c8912017-07-30 06:23:21 -070026 imply VIDEO_VESA
Bin Meng2f326222014-12-17 15:50:40 +080027
28if INTEL_QUEENSBAY
29
Bin Meng2f326222014-12-17 15:50:40 +080030config HAVE_CMC
31 bool "Add a Chipset Micro Code state machine binary"
32 help
33 Select this option to add a Chipset Micro Code state machine binary
34 to the resulting U-Boot image. It is a 64K data block of machine
35 specific code which must be put in the flash for the processor to
36 access when powered up before system BIOS is executed.
37
38config CMC_FILE
39 string "Chipset Micro Code state machine filename"
40 depends on HAVE_CMC
41 default "cmc.bin"
42 help
43 The filename of the file to use as Chipset Micro Code state machine
44 binary in the board directory.
45
Bin Meng293f4972014-12-17 15:50:42 +080046config CMC_ADDR
Bin Meng2f326222014-12-17 15:50:40 +080047 hex "Chipset Micro Code state machine binary location"
48 depends on HAVE_CMC
49 default 0xfffb0000
50 help
51 The location of the CMC binary is determined by a strap. It must be
52 put in flash at a location matching the strap-determined base address.
53
54 The default base address of 0xfffb0000 indicates that the binary must
55 be located at offset 0xb0000 from the beginning of a 1MB flash device.
56
Bin Mengfcf3bdd2015-07-06 16:31:31 +080057config CPU_ADDR_BITS
58 int
59 default 32
60
Bin Meng2f0999e2015-10-01 00:36:04 -070061config DISABLE_IGD
62 bool "Disable Integrated Graphics Device (IGD)"
63 help
64 Disable the Integrated Graphics Device (IGD) so that it does not
65 show in the PCI configuration space as a VGA disaplay controller.
66 This gives a chance for U-Boot to run PCI/PCIe based graphics
67 card's VGA BIOS and use that card for the graphics console.
68
Bin Meng2f326222014-12-17 15:50:40 +080069endif