blob: fb6d8cfbf31aa1ec09c3052ba83cb18c92ce5ccb [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +03002/*
3 * cm_t43.h
4 *
5 * Copyright (C) 2015 Compulab, Ltd.
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +03006 */
7
8#ifndef __CONFIG_CM_T43_H
9#define __CONFIG_CM_T43_H
10
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030011#define CONFIG_CM_T43
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030012#define CONFIG_MAX_RAM_BANK_SIZE (2048 << 20) /* 2GB */
13#define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
14
15#include <asm/arch/omap.h>
16
17/* Serial support */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030018#define CONFIG_SYS_NS16550_SERIAL
19#define CONFIG_SYS_NS16550_CLK 48000000
20#define CONFIG_SYS_NS16550_COM1 0x44e09000
Tom Rini3d46f242017-06-09 16:59:17 -040021#if !defined(CONFIG_SPL_DM) || !defined(CONFIG_DM_SERIAL)
Nikita Kiryanovb9a0f882016-02-19 19:19:42 +020022#define CONFIG_SYS_NS16550_REG_SIZE (-4)
23#endif
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030024
25/* NAND support */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030026#define CONFIG_SYS_NAND_ONFI_DETECTION
27#define CONFIG_SYS_NAND_5_ADDR_CYCLE
28#define CONFIG_SYS_NAND_PAGE_SIZE 2048
29#define CONFIG_SYS_NAND_OOBSIZE 64
30#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
31#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
32#define CONFIG_SYS_NAND_ECCSIZE 512
33#define CONFIG_SYS_NAND_ECCBYTES 14
34#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_BCH8_CODE_HW
35#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
36 CONFIG_SYS_NAND_PAGE_SIZE)
37#define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
38 10, 11, 12, 13, 14, 15, 16, 17, \
39 18, 19, 20, 21, 22, 23, 24, 25, \
40 26, 27, 28, 29, 30, 31, 32, 33, \
41 34, 35, 36, 37, 38, 39, 40, 41, \
42 42, 43, 44, 45, 46, 47, 48, 49, \
43 50, 51, 52, 53, 54, 55, 56, 57, }
44
45/* CPSW Ethernet support */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030046#define CONFIG_SYS_RX_ETH_BUFFER 64
47
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030048/* Power */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030049#define CONFIG_POWER_TPS65218
50
51/* Enabling L2 Cache */
52#define CONFIG_SYS_L2_PL310
53#define CONFIG_SYS_PL310_BASE 0x48242000
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030054
55/*
56 * Since SPL did pll and ddr initialization for us,
57 * we don't need to do it twice.
58 */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030059
60#define CONFIG_HSMMC2_8BIT
61
62#include <configs/ti_armv7_omap.h>
Nikita Kiryanov3554f7a2016-02-19 19:19:50 +020063#undef CONFIG_SYS_MONITOR_LEN
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030064
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030065#define V_OSCK 24000000 /* Clock output from T2 */
66#define V_SCLK (V_OSCK)
67
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +030068#define CONFIG_EXTRA_ENV_SETTINGS \
69 "loadaddr=0x80200000\0" \
70 "fdtaddr=0x81200000\0" \
71 "bootm_size=0x8000000\0" \
72 "autoload=no\0" \
73 "console=ttyO0,115200n8\0" \
74 "fdtfile=am437x-sb-som-t43.dtb\0" \
75 "kernel=zImage-cm-t43\0" \
76 "bootscr=bootscr.img\0" \
77 "emmcroot=/dev/mmcblk0p2 rw\0" \
78 "emmcrootfstype=ext4 rootwait\0" \
79 "emmcargs=setenv bootargs console=${console} " \
80 "root=${emmcroot} " \
81 "rootfstype=${emmcrootfstype}\0" \
82 "loadbootscript=load mmc 0 ${loadaddr} ${bootscr}\0" \
83 "bootscript=echo Running bootscript from mmc ...; " \
84 "source ${loadaddr}\0" \
85 "emmcboot=echo Booting from emmc ... && " \
86 "run emmcargs && " \
87 "load mmc 1 ${loadaddr} ${kernel} && " \
88 "load mmc 1 ${fdtaddr} ${fdtfile} && " \
89 "bootz ${loadaddr} - ${fdtaddr}\0"
90
91#define CONFIG_BOOTCOMMAND \
92 "mmc dev 0; " \
93 "if mmc rescan; then " \
94 "if run loadbootscript; then " \
95 "run bootscript; " \
96 "fi; " \
97 "fi; " \
98 "mmc dev 1; " \
99 "if mmc rescan; then " \
100 "run emmcboot; " \
101 "fi;"
102
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +0300103/* SPL defines. */
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +0300104#define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_SDRAM_BASE + (128 << 20))
Nikita Kiryanov3554f7a2016-02-19 19:19:50 +0200105#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +0300106
Nikita Kiryanov626853f2016-04-16 17:55:10 +0300107/* EEPROM */
Nikita Kiryanov626853f2016-04-16 17:55:10 +0300108
Nikita Kiryanov2b7487c2015-07-30 23:56:23 +0300109#endif /* __CONFIG_CM_T43_H */