blob: 997a92c8be0b03e7ad8b2c9749b0d3f57a87fc41 [file] [log] [blame]
Ian Campbell6efe3692014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
Hans de Goede22a1a532015-09-13 17:29:33 +020016#include <asm/arch/cpu.h>
Hans de Goeded241ecf2015-05-19 22:12:31 +020017#include <linux/stringify.h>
18
Siarhei Siamashka15aca902015-02-21 07:34:09 +020019#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
Ian Campbell6efe3692014-05-05 11:52:26 +010035/* Serial & console */
Ian Campbell6efe3692014-05-05 11:52:26 +010036#define CONFIG_SYS_NS16550_SERIAL
37/* ns16550 reg in the low bits of cpu reg */
Ian Campbell6efe3692014-05-05 11:52:26 +010038#define CONFIG_SYS_NS16550_CLK 24000000
Thomas Chou00ad1f02015-11-19 21:48:13 +080039#ifndef CONFIG_DM_SERIAL
Simon Glass66648982014-10-30 20:25:50 -060040# define CONFIG_SYS_NS16550_REG_SIZE -4
41# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
42# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
43# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
44# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
45# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
46#endif
Ian Campbell6efe3692014-05-05 11:52:26 +010047
Paul Kocialkowskide05f942015-05-16 19:52:11 +020048/* CPU */
Andre Przywara70c78932017-02-16 01:20:19 +000049#define COUNTER_FREQUENCY 24000000
Paul Kocialkowskide05f942015-05-16 19:52:11 +020050
Hans de Goeded241ecf2015-05-19 22:12:31 +020051/*
52 * The DRAM Base differs between some models. We cannot use macros for the
53 * CONFIG_FOO defines which contain the DRAM base address since they end
54 * up unexpanded in include/autoconf.mk .
55 *
56 * So we have to have this #ifdef #else #endif block for these.
57 */
58#ifdef CONFIG_MACH_SUN9I
59#define SDRAM_OFFSET(x) 0x2##x
60#define CONFIG_SYS_SDRAM_BASE 0x20000000
61#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
62#define CONFIG_SYS_TEXT_BASE 0x2a000000
Hans de Goede66ab79d2015-09-13 13:02:48 +020063/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
64 * since it needs to fit in with the other values. By also #defining it
65 * we get warnings if the Kconfig value mismatches. */
66#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
Hans de Goeded241ecf2015-05-19 22:12:31 +020067#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
68#else
69#define SDRAM_OFFSET(x) 0x4##x
Ian Campbell6efe3692014-05-05 11:52:26 +010070#define CONFIG_SYS_SDRAM_BASE 0x40000000
Hans de Goeded241ecf2015-05-19 22:12:31 +020071#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
Icenowy Zheng52e61882017-04-08 15:30:12 +080072/* V3s do not have enough memory to place code at 0x4a000000 */
73#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goeded241ecf2015-05-19 22:12:31 +020074#define CONFIG_SYS_TEXT_BASE 0x4a000000
Icenowy Zheng52e61882017-04-08 15:30:12 +080075#else
76#define CONFIG_SYS_TEXT_BASE 0x42e00000
77#endif
Hans de Goede66ab79d2015-09-13 13:02:48 +020078/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
79 * since it needs to fit in with the other values. By also #defining it
80 * we get warnings if the Kconfig value mismatches. */
81#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
Hans de Goeded241ecf2015-05-19 22:12:31 +020082#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
83#endif
84
85#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
Hans de Goeded241ecf2015-05-19 22:12:31 +020086
Andre Przywarade454ec2017-02-16 01:20:23 +000087#ifdef CONFIG_SUNXI_HIGH_SRAM
Hans de Goede0b95a282015-05-20 15:27:16 +020088/*
89 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
90 * slightly bigger. Note that it is possible to map the first 32 KiB of the
91 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
92 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
93 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
94 */
95#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
Andre Przywarae0e28ee2016-09-05 01:32:38 +010096#define CONFIG_SYS_INIT_RAM_SIZE 0x08000 /* FIXME: 40 KiB ? */
Hans de Goede0b95a282015-05-20 15:27:16 +020097#else
Ian Campbell6efe3692014-05-05 11:52:26 +010098#define CONFIG_SYS_INIT_RAM_ADDR 0x0
99#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
Hans de Goede0b95a282015-05-20 15:27:16 +0200100#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100101
102#define CONFIG_SYS_INIT_SP_OFFSET \
103 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
104#define CONFIG_SYS_INIT_SP_ADDR \
105 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
106
107#define CONFIG_NR_DRAM_BANKS 1
108#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
109#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
110
Ian Campbella2ebf922014-07-18 20:38:41 +0100111#ifdef CONFIG_AHCI
112#define CONFIG_LIBATA
113#define CONFIG_SCSI_AHCI
114#define CONFIG_SCSI_AHCI_PLAT
115#define CONFIG_SUNXI_AHCI
Bernhard Nortmannb4946db2015-06-10 10:51:40 +0200116#define CONFIG_SYS_64BIT_LBA
Ian Campbella2ebf922014-07-18 20:38:41 +0100117#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
118#define CONFIG_SYS_SCSI_MAX_LUN 1
119#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
120 CONFIG_SYS_SCSI_MAX_LUN)
Simon Glass8706b812016-05-01 11:36:02 -0600121#define CONFIG_SCSI
Ian Campbella2ebf922014-07-18 20:38:41 +0100122#endif
123
Ian Campbell6efe3692014-05-05 11:52:26 +0100124#define CONFIG_SETUP_MEMORY_TAGS
125#define CONFIG_CMDLINE_TAG
126#define CONFIG_INITRD_TAG
Paul Kocialkowski99ae0f62015-03-28 18:35:36 +0100127#define CONFIG_SERIAL_TAG
Ian Campbell6efe3692014-05-05 11:52:26 +0100128
Hans de Goede3ce35f92015-08-16 14:48:22 +0200129#ifdef CONFIG_NAND_SUNXI
Boris Brezillon94754ad2016-06-15 21:09:27 +0200130#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
Boris Brezillon57f20382016-06-15 21:09:23 +0200131#define CONFIG_SYS_NAND_ONFI_DETECTION
132#define CONFIG_SYS_MAX_NAND_DEVICE 8
Hans de Goedefd42c052017-02-27 18:22:10 +0100133
134#define CONFIG_MTD_DEVICE
135#define CONFIG_MTD_PARTITIONS
Piotr Zierhoffere2b662b2015-07-23 14:33:03 +0200136#endif
137
Siarhei Siamashka6f3ea202016-06-07 14:28:34 +0300138#ifdef CONFIG_SPL_SPI_SUNXI
Siarhei Siamashka6f3ea202016-06-07 14:28:34 +0300139#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
140#endif
141
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100142/* mmc config */
Maxime Riparde0c7aa42015-10-15 22:04:07 +0200143#ifdef CONFIG_MMC
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100144#define CONFIG_MMC_SUNXI_SLOT 0
Maxime Ripardd780cdc2017-02-27 18:22:03 +0100145#endif
146
147#if defined(CONFIG_ENV_IS_IN_MMC)
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100148#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
Emmanuel Vadot63b45782016-11-05 20:51:11 +0100149#define CONFIG_SYS_MMC_MAX_DEVICE 4
Maxime Ripard435f1182017-03-20 15:57:22 +0100150#elif defined(CONFIG_ENV_IS_NOWHERE)
151#define CONFIG_ENV_SIZE (128 << 10)
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +0800152#endif
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100153
Icenowy Zheng52e61882017-04-08 15:30:12 +0800154#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goede9f7dc802015-09-13 17:16:54 +0200155/* 64MB of malloc() pool */
156#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
Icenowy Zheng52e61882017-04-08 15:30:12 +0800157#else
158/* 2MB of malloc() pool */
159#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (2 << 20))
160#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100161
162/*
163 * Miscellaneous configurable options
164 */
Ian Campbell428734e2014-10-07 14:20:30 +0100165#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
166#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Ian Campbell6efe3692014-05-05 11:52:26 +0100167#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
Ian Campbell6efe3692014-05-05 11:52:26 +0100168
169/* Boot Argument Buffer Size */
170#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
171
Ian Campbell6efe3692014-05-05 11:52:26 +0100172/* standalone support */
Hans de Goeded241ecf2015-05-19 22:12:31 +0200173#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
Ian Campbell6efe3692014-05-05 11:52:26 +0100174
Ian Campbell6efe3692014-05-05 11:52:26 +0100175/* FLASH and environment organization */
176
Boris Brezillon8646f2a2015-07-27 16:21:26 +0200177#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
Ian Campbell6efe3692014-05-05 11:52:26 +0100178
Ian Campbell6efe3692014-05-05 11:52:26 +0100179#define CONFIG_FAT_WRITE /* enable write access */
180
181#define CONFIG_SPL_FRAMEWORK
Ian Campbell6efe3692014-05-05 11:52:26 +0100182
Andre Przywaraa563adc2017-01-02 11:48:45 +0000183#ifndef CONFIG_ARM64 /* AArch64 FEL support is not ready yet */
Simon Glass5debe1f2015-02-07 10:47:30 -0700184#define CONFIG_SPL_BOARD_LOAD_IMAGE
Andre Przywaraa563adc2017-01-02 11:48:45 +0000185#endif
Simon Glass5debe1f2015-02-07 10:47:30 -0700186
Andre Przywarade454ec2017-02-16 01:20:23 +0000187#ifdef CONFIG_SUNXI_HIGH_SRAM
Siarhei Siamashka08e978b2016-05-14 04:13:26 +0300188#define CONFIG_SPL_TEXT_BASE 0x10040 /* sram start+header */
Andre Przywarade454ec2017-02-16 01:20:23 +0000189#define CONFIG_SPL_MAX_SIZE 0x7fc0 /* 32 KiB */
190#define LOW_LEVEL_SRAM_STACK 0x00018000
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200191#else
Siarhei Siamashka08e978b2016-05-14 04:13:26 +0300192#define CONFIG_SPL_TEXT_BASE 0x40 /* sram start+header */
193#define CONFIG_SPL_MAX_SIZE 0x5fc0 /* 24KB on sun4i/sun7i */
Andre Przywarade454ec2017-02-16 01:20:23 +0000194#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200195#endif
Ian Campbell140d8322014-05-05 11:52:30 +0100196
Andre Przywarade454ec2017-02-16 01:20:23 +0000197#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
198
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200199#ifndef CONFIG_ARM64
Ian Campbell140d8322014-05-05 11:52:30 +0100200#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
Siarhei Siamashka26c50fb2016-03-29 17:29:10 +0200201#endif
Ian Campbell140d8322014-05-05 11:52:30 +0100202
Ian Campbell140d8322014-05-05 11:52:30 +0100203#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
204
Ian Campbell6efe3692014-05-05 11:52:26 +0100205
Hans de Goede3352b222014-06-13 22:55:49 +0200206/* I2C */
Jelle van der Waa3f3a3092016-02-23 18:47:19 +0100207#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
208 defined CONFIG_SY8106A_POWER
Hans de Goede606fa4a2015-01-23 15:28:22 +0100209#endif
210
Paul Kocialkowski0a3ec0a2015-04-10 23:09:52 +0200211#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
212 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
Jelle van der Waa8d3d7c12016-01-14 14:06:26 +0100213 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
Hans de Goede3352b222014-06-13 22:55:49 +0200214#define CONFIG_SYS_I2C_MVTWSI
Jernej Skrabec9220d502017-04-27 00:03:36 +0200215#ifndef CONFIG_DM_I2C
216#define CONFIG_SYS_I2C
Hans de Goede3352b222014-06-13 22:55:49 +0200217#define CONFIG_SYS_I2C_SPEED 400000
218#define CONFIG_SYS_I2C_SLAVE 0x7f
Hans de Goede6ef998d2015-04-23 17:47:22 +0200219#endif
Jernej Skrabec9220d502017-04-27 00:03:36 +0200220#endif
Hans de Goedea5b4cfe2015-02-16 17:23:25 +0100221
222#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
223#define CONFIG_SYS_I2C_SOFT
224#define CONFIG_SYS_I2C_SOFT_SPEED 50000
225#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
Hans de Goedea5b4cfe2015-02-16 17:23:25 +0100226/* We use pin names in Kconfig and sunxi_name_to_gpio() */
227#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
228#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
229#ifndef __ASSEMBLY__
230extern int soft_i2c_gpio_sda;
231extern int soft_i2c_gpio_scl;
232#endif
Hans de Goede6de9f762015-03-07 12:00:02 +0100233#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
234#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
235#else
236#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
237#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
Hans de Goedea5b4cfe2015-02-16 17:23:25 +0100238#endif
239
Henrik Nordstromaa382ad2014-06-13 22:55:50 +0200240/* PMU */
vishnupatekar1895dfd2015-11-29 01:07:22 +0800241#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
Jelle van der Waa3f3a3092016-02-23 18:47:19 +0100242 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER || \
243 defined CONFIG_SY8106A_POWER
Henrik Nordstromaa382ad2014-06-13 22:55:50 +0200244#endif
245
Hans de Goedec7ab3f52015-08-01 14:44:29 +0200246#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
Hans de Goede2ab05fe2015-02-20 16:55:12 +0100247#if CONFIG_CONS_INDEX == 1
248#ifdef CONFIG_MACH_SUN9I
249#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
250#else
251#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
252#endif
253#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
254#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
Laurent Itti20dfe002015-05-05 17:02:00 -0700255#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
256#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
Hans de Goede2ab05fe2015-02-20 16:55:12 +0100257#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
258#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
259#else
260#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
261#endif
Hans de Goedec7ab3f52015-08-01 14:44:29 +0200262#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
Hans de Goede2ab05fe2015-02-20 16:55:12 +0100263
Ian Campbellaf471472014-06-05 19:00:15 +0100264/* GPIO */
265#define CONFIG_SUNXI_GPIO
Ian Campbellaf471472014-06-05 19:00:15 +0100266
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200267#ifdef CONFIG_VIDEO
268/*
Hans de Goede6c912862015-02-02 17:13:29 +0100269 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
270 * to use as framebuffer. This must be a multiple of 4096.
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200271 */
Hans de Goede9f7dc802015-09-13 17:16:54 +0200272#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200273
Luc Verhaegen4869a8c2014-08-13 07:55:07 +0200274/* Do we want to initialize a simple FB? */
275#define CONFIG_VIDEO_DT_SIMPLEFB
276
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200277#define CONFIG_VIDEO_SUNXI
278
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200279#define CONFIG_VIDEO_LOGO
Hans de Goedeccb0ed52014-12-19 13:46:33 +0100280#define CONFIG_VIDEO_STD_TIMINGS
Hans de Goedea5aa95f2014-12-19 16:05:12 +0100281#define CONFIG_I2C_EDID
Hans de Goeded955f442015-08-05 00:06:47 +0200282#define VIDEO_LINE_LEN (pGD->plnSizeX)
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200283
284/* allow both serial and cfb console. */
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200285/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200286
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200287#endif /* CONFIG_VIDEO */
288
Hans de Goede73d7d422014-06-09 11:37:00 +0200289/* Ethernet support */
290#ifdef CONFIG_SUNXI_EMAC
Hans de Goede81174e12015-04-16 21:47:06 +0200291#define CONFIG_PHY_ADDR 1
Hans de Goede73d7d422014-06-09 11:37:00 +0200292#define CONFIG_MII /* MII PHY management */
Hans de Goede81174e12015-04-16 21:47:06 +0200293#define CONFIG_PHYLIB
Hans de Goede73d7d422014-06-09 11:37:00 +0200294#endif
295
Ian Campbellba8311f2014-05-05 11:52:28 +0100296#ifdef CONFIG_SUNXI_GMAC
Ian Campbellba8311f2014-05-05 11:52:28 +0100297#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
298#define CONFIG_PHY_ADDR 1
299#define CONFIG_MII /* MII PHY management */
Hans de Goede6e16a932016-03-16 13:46:22 +0100300#define CONFIG_PHY_REALTEK
Ian Campbellba8311f2014-05-05 11:52:28 +0100301#endif
302
Paul Kocialkowski00529e32015-08-04 17:04:09 +0200303#ifdef CONFIG_USB_EHCI_HCD
Hans de Goede804fa572015-05-10 14:10:27 +0200304#define CONFIG_USB_OHCI_NEW
305#define CONFIG_USB_OHCI_SUNXI
306#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
Roman Byshko3c091602014-07-24 22:54:22 +0200307#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
Hans de Goedef494cad2015-01-11 17:17:00 +0100308#endif
309
310#ifdef CONFIG_USB_MUSB_SUNXI
Paul Kocialkowskif34dfcb2015-08-04 17:04:06 +0200311#define CONFIG_USB_MUSB_PIO_ONLY
Hans de Goedef494cad2015-01-11 17:17:00 +0100312#endif
313
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200314#ifdef CONFIG_USB_MUSB_GADGET
Sam Protsenko4d2439d2016-04-13 14:20:26 +0300315#define CONFIG_USB_FUNCTION_FASTBOOT
316#define CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200317#endif
318
319#ifdef CONFIG_USB_FUNCTION_FASTBOOT
320#define CONFIG_CMD_FASTBOOT
321#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
322#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
Maxime Ripardc0931d02015-10-15 14:34:20 +0200323#define CONFIG_ANDROID_BOOT_IMAGE
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200324
325#define CONFIG_FASTBOOT_FLASH
Maxime Riparde0c7aa42015-10-15 22:04:07 +0200326
327#ifdef CONFIG_MMC
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200328#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200329#endif
Maxime Riparde0c7aa42015-10-15 22:04:07 +0200330#endif
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200331
332#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskia5310eb2015-08-04 17:04:11 +0200333#endif
334
Hans de Goede16030822014-09-18 21:03:34 +0200335#ifdef CONFIG_USB_KEYBOARD
Hans de Goede16030822014-09-18 21:03:34 +0200336#define CONFIG_PREBOOT
Hans de Goede80508732015-05-13 14:42:18 +0200337#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Hans de Goede16030822014-09-18 21:03:34 +0200338#endif
339
Jonathan Liuabc1aae2014-06-14 08:59:09 +0200340#define CONFIG_MISC_INIT_R
341
Ian Campbell6efe3692014-05-05 11:52:26 +0100342#ifndef CONFIG_SPL_BUILD
343#include <config_distro_defaults.h>
Hans de Goede6f2da072014-07-31 23:04:45 +0200344
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100345#ifdef CONFIG_ARM64
346/*
347 * Boards seem to come with at least 512MB of DRAM.
348 * The kernel should go at 512K, which is the default text offset (that will
349 * be adjusted at runtime if needed).
350 * There is no compression for arm64 kernels (yet), so leave some space
351 * for really big kernels, say 256MB for now.
352 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
353 * Align the initrd to a 2MB page.
354 */
Icenowy Zheng52e61882017-04-08 15:30:12 +0800355#define BOOTM_SIZE __stringify(0xa000000)
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100356#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
357#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
358#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
359#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
360#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
361
362#else
Hans de Goede3400a7c2014-12-24 16:08:30 +0100363/*
Hans de Goede9f7dc802015-09-13 17:16:54 +0200364 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
Hans de Goede3400a7c2014-12-24 16:08:30 +0100365 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
366 * 1M script, 1M pxe and the ramdisk at the end.
367 */
Icenowy Zheng52e61882017-04-08 15:30:12 +0800368#ifndef CONFIG_MACH_SUN8I_V3S
369#define BOOTM_SIZE __stringify(0xa000000)
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200370#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
371#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
372#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
373#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
374#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
Icenowy Zheng52e61882017-04-08 15:30:12 +0800375#else
376/*
377 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
378 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
379 * 1M script, 1M pxe and the ramdisk at the end.
380 */
381#define BOOTM_SIZE __stringify(0x2e00000)
382#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
383#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
384#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
385#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
386#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
387#endif
Andre Przywara65d2d1d2016-05-04 22:15:32 +0100388#endif
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200389
Hans de Goede2f60c312014-08-01 09:37:58 +0200390#define MEM_LAYOUT_ENV_SETTINGS \
Icenowy Zheng52e61882017-04-08 15:30:12 +0800391 "bootm_size=" BOOTM_SIZE "\0" \
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200392 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
393 "fdt_addr_r=" FDT_ADDR_R "\0" \
394 "scriptaddr=" SCRIPT_ADDR_R "\0" \
395 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
396 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
397
398#define DFU_ALT_INFO_RAM \
399 "dfu_alt_info_ram=" \
400 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
401 "fdt ram " FDT_ADDR_R " 0x100000;" \
402 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
Hans de Goede2f60c312014-08-01 09:37:58 +0200403
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800404#ifdef CONFIG_MMC
405#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
Karsten Merker16b91632015-12-16 20:59:40 +0100406#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
407#define BOOT_TARGET_DEVICES_MMC_EXTRA(func) func(MMC, mmc, 1)
408#else
409#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
410#endif
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800411#else
412#define BOOT_TARGET_DEVICES_MMC(func)
Karsten Merker16b91632015-12-16 20:59:40 +0100413#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800414#endif
415
Hans de Goede6f2da072014-07-31 23:04:45 +0200416#ifdef CONFIG_AHCI
417#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
418#else
419#define BOOT_TARGET_DEVICES_SCSI(func)
420#endif
421
Paul Kocialkowski00529e32015-08-04 17:04:09 +0200422#ifdef CONFIG_USB_STORAGE
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800423#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
424#else
425#define BOOT_TARGET_DEVICES_USB(func)
426#endif
427
Bernhard Nortmann8fd443c2015-09-17 18:52:53 +0200428/* FEL boot support, auto-execute boot.scr if a script address was provided */
429#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
430 "bootcmd_fel=" \
431 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
432 "echo '(FEL boot)'; " \
433 "source ${fel_scriptaddr}; " \
434 "fi\0"
435#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
436 "fel "
437
Hans de Goede6f2da072014-07-31 23:04:45 +0200438#define BOOT_TARGET_DEVICES(func) \
Bernhard Nortmann8fd443c2015-09-17 18:52:53 +0200439 func(FEL, fel, na) \
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800440 BOOT_TARGET_DEVICES_MMC(func) \
Karsten Merker16b91632015-12-16 20:59:40 +0100441 BOOT_TARGET_DEVICES_MMC_EXTRA(func) \
Hans de Goede6f2da072014-07-31 23:04:45 +0200442 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800443 BOOT_TARGET_DEVICES_USB(func) \
Hans de Goede6f2da072014-07-31 23:04:45 +0200444 func(PXE, pxe, na) \
445 func(DHCP, dhcp, na)
446
Hans de Goede8ff8bc82015-10-09 17:11:15 +0100447#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
448#define BOOTCMD_SUNXI_COMPAT \
449 "bootcmd_sunxi_compat=" \
450 "setenv root /dev/mmcblk0p3 rootwait; " \
451 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
452 "echo Loaded environment from uEnv.txt; " \
453 "env import -t 0x44000000 ${filesize}; " \
454 "fi; " \
455 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
456 "ext2load mmc 0 0x43000000 script.bin && " \
457 "ext2load mmc 0 0x48000000 uImage && " \
458 "bootm 0x48000000\0"
459#else
460#define BOOTCMD_SUNXI_COMPAT
461#endif
462
Hans de Goede6f2da072014-07-31 23:04:45 +0200463#include <config_distro_bootcmd.h>
464
Hans de Goede16030822014-09-18 21:03:34 +0200465#ifdef CONFIG_USB_KEYBOARD
466#define CONSOLE_STDIN_SETTINGS \
467 "preboot=usb start\0" \
468 "stdin=serial,usbkbd\0"
469#else
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200470#define CONSOLE_STDIN_SETTINGS \
471 "stdin=serial\0"
Hans de Goede16030822014-09-18 21:03:34 +0200472#endif
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200473
474#ifdef CONFIG_VIDEO
475#define CONSOLE_STDOUT_SETTINGS \
476 "stdout=serial,vga\0" \
477 "stderr=serial,vga\0"
Jernej Skrabec8d91b462017-03-27 19:22:32 +0200478#elif CONFIG_DM_VIDEO
479#define CONFIG_SYS_WHITE_ON_BLACK
480#define CONSOLE_STDOUT_SETTINGS \
481 "stdout=serial,vidconsole\0" \
482 "stderr=serial,vidconsole\0"
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200483#else
484#define CONSOLE_STDOUT_SETTINGS \
485 "stdout=serial\0" \
486 "stderr=serial\0"
487#endif
488
Maxime Ripardbe1d3562017-02-27 18:22:11 +0100489#ifdef CONFIG_MTDIDS_DEFAULT
490#define SUNXI_MTDIDS_DEFAULT \
491 "mtdids=" CONFIG_MTDIDS_DEFAULT "\0"
492#else
493#define SUNXI_MTDIDS_DEFAULT
494#endif
495
496#ifdef CONFIG_MTDPARTS_DEFAULT
497#define SUNXI_MTDPARTS_DEFAULT \
498 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
499#else
500#define SUNXI_MTDPARTS_DEFAULT
501#endif
502
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200503#define CONSOLE_ENV_SETTINGS \
504 CONSOLE_STDIN_SETTINGS \
505 CONSOLE_STDOUT_SETTINGS
506
Andreas Färber26f00d22017-04-14 18:44:47 +0200507#ifdef CONFIG_ARM64
508#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
509#else
510#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
511#endif
512
Hans de Goede6f2da072014-07-31 23:04:45 +0200513#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200514 CONSOLE_ENV_SETTINGS \
Hans de Goede2f60c312014-08-01 09:37:58 +0200515 MEM_LAYOUT_ENV_SETTINGS \
Siarhei Siamashkadb418342015-10-25 06:44:46 +0200516 DFU_ALT_INFO_RAM \
Andreas Färber26f00d22017-04-14 18:44:47 +0200517 "fdtfile=" FDTFILE "\0" \
Hans de Goede2f60c312014-08-01 09:37:58 +0200518 "console=ttyS0,115200\0" \
Maxime Ripardbe1d3562017-02-27 18:22:11 +0100519 SUNXI_MTDIDS_DEFAULT \
520 SUNXI_MTDPARTS_DEFAULT \
Hans de Goede8ff8bc82015-10-09 17:11:15 +0100521 BOOTCMD_SUNXI_COMPAT \
Hans de Goede6f2da072014-07-31 23:04:45 +0200522 BOOTENV
523
524#else /* ifndef CONFIG_SPL_BUILD */
525#define CONFIG_EXTRA_ENV_SETTINGS
Ian Campbell6efe3692014-05-05 11:52:26 +0100526#endif
527
528#endif /* _SUNXI_COMMON_CONFIG_H */