blob: 5ece0202a6cb74ecfe0b2ab91a10f322d5603c52 [file] [log] [blame]
Ian Campbell6efe3692014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
16/*
17 * High Level Configuration Options
18 */
19#define CONFIG_SUNXI /* sunxi family */
Ian Campbell140d8322014-05-05 11:52:30 +010020#ifdef CONFIG_SPL_BUILD
Ian Campbell140d8322014-05-05 11:52:30 +010021#define CONFIG_SYS_THUMB_BUILD /* Thumbs mode to save space in SPL */
22#endif
Ian Campbell6efe3692014-05-05 11:52:26 +010023
24#include <asm/arch/cpu.h> /* get chip and board defs */
25
26#define CONFIG_SYS_TEXT_BASE 0x4a000000
27
Simon Glassb38f9112014-10-30 20:25:46 -060028#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_DM)
29# define CONFIG_CMD_DM
Simon Glass78304532014-10-30 20:25:49 -060030# define CONFIG_DM_GPIO
Simon Glass66648982014-10-30 20:25:50 -060031# define CONFIG_DM_SERIAL
32# define CONFIG_DW_SERIAL
33# define CONFIG_SYS_MALLOC_F_LEN (1 << 10)
Simon Glassb38f9112014-10-30 20:25:46 -060034#endif
35
Ian Campbell6efe3692014-05-05 11:52:26 +010036/*
37 * Display CPU information
38 */
39#define CONFIG_DISPLAY_CPUINFO
40
Ian Campbell537a2702015-01-23 10:17:35 +000041#define CONFIG_SYS_PROMPT "sunxi# "
42
Ian Campbell6efe3692014-05-05 11:52:26 +010043/* Serial & console */
44#define CONFIG_SYS_NS16550
45#define CONFIG_SYS_NS16550_SERIAL
46/* ns16550 reg in the low bits of cpu reg */
Ian Campbell6efe3692014-05-05 11:52:26 +010047#define CONFIG_SYS_NS16550_CLK 24000000
Simon Glass66648982014-10-30 20:25:50 -060048#ifndef CONFIG_DM_SERIAL
49# define CONFIG_SYS_NS16550_REG_SIZE -4
50# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
51# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
52# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
53# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
54# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
55#endif
Ian Campbell6efe3692014-05-05 11:52:26 +010056
57/* DRAM Base */
58#define CONFIG_SYS_SDRAM_BASE 0x40000000
59#define CONFIG_SYS_INIT_RAM_ADDR 0x0
60#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
61
62#define CONFIG_SYS_INIT_SP_OFFSET \
63 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
64#define CONFIG_SYS_INIT_SP_ADDR \
65 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
66
67#define CONFIG_NR_DRAM_BANKS 1
68#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
69#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
70
Ian Campbella2ebf922014-07-18 20:38:41 +010071#ifdef CONFIG_AHCI
72#define CONFIG_LIBATA
73#define CONFIG_SCSI_AHCI
74#define CONFIG_SCSI_AHCI_PLAT
75#define CONFIG_SUNXI_AHCI
76#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
77#define CONFIG_SYS_SCSI_MAX_LUN 1
78#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
79 CONFIG_SYS_SCSI_MAX_LUN)
80#define CONFIG_CMD_SCSI
81#endif
82
Ian Campbell6efe3692014-05-05 11:52:26 +010083#define CONFIG_CMD_MEMORY
84#define CONFIG_CMD_SETEXPR
85
Hans de Goede54e9c112015-02-04 00:43:36 +010086#define CONFIG_PARTITION_UUIDS
87#define CONFIG_CMD_PART
88
Ian Campbell6efe3692014-05-05 11:52:26 +010089#define CONFIG_SETUP_MEMORY_TAGS
90#define CONFIG_CMDLINE_TAG
91#define CONFIG_INITRD_TAG
92
Ian Campbellb4e9f2f2014-05-05 14:42:31 +010093/* mmc config */
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +080094#if !defined(CONFIG_UART0_PORT_F)
Ian Campbellb4e9f2f2014-05-05 14:42:31 +010095#define CONFIG_MMC
96#define CONFIG_GENERIC_MMC
97#define CONFIG_CMD_MMC
98#define CONFIG_MMC_SUNXI
99#define CONFIG_MMC_SUNXI_SLOT 0
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100100#define CONFIG_ENV_IS_IN_MMC
101#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
Chen-Yu Tsaid4ea92b2014-10-22 16:47:42 +0800102#endif
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100103
Ian Campbell6efe3692014-05-05 11:52:26 +0100104/* 4MB of malloc() pool */
105#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (4 << 20))
106
107/*
108 * Miscellaneous configurable options
109 */
110#define CONFIG_CMD_ECHO
Ian Campbell428734e2014-10-07 14:20:30 +0100111#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
112#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Ian Campbell6efe3692014-05-05 11:52:26 +0100113#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
114#define CONFIG_SYS_GENERIC_BOARD
115
116/* Boot Argument Buffer Size */
117#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
118
Hans de Goede2f60c312014-08-01 09:37:58 +0200119#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
Ian Campbell6efe3692014-05-05 11:52:26 +0100120
121/* standalone support */
Hans de Goede2f60c312014-08-01 09:37:58 +0200122#define CONFIG_STANDALONE_LOAD_ADDR 0x42000000
Ian Campbell6efe3692014-05-05 11:52:26 +0100123
Ian Campbell6efe3692014-05-05 11:52:26 +0100124/* baudrate */
125#define CONFIG_BAUDRATE 115200
126
127/* The stack sizes are set up in start.S using the settings below */
128#define CONFIG_STACKSIZE (256 << 10) /* 256 KiB */
129
130/* FLASH and environment organization */
131
132#define CONFIG_SYS_NO_FLASH
133
134#define CONFIG_SYS_MONITOR_LEN (512 << 10) /* 512 KiB */
135#define CONFIG_IDENT_STRING " Allwinner Technology"
136
Ian Campbellb4e9f2f2014-05-05 14:42:31 +0100137#define CONFIG_ENV_OFFSET (544 << 10) /* (8 + 24 + 512) KiB */
Ian Campbell6efe3692014-05-05 11:52:26 +0100138#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
139
Ian Campbell6efe3692014-05-05 11:52:26 +0100140#include <config_cmd_default.h>
Hans de Goedee74090a2014-08-01 09:19:55 +0200141#undef CONFIG_CMD_FPGA
Ian Campbell6efe3692014-05-05 11:52:26 +0100142
143#define CONFIG_FAT_WRITE /* enable write access */
144
145#define CONFIG_SPL_FRAMEWORK
146#define CONFIG_SPL_LIBCOMMON_SUPPORT
147#define CONFIG_SPL_SERIAL_SUPPORT
148#define CONFIG_SPL_LIBGENERIC_SUPPORT
149
Simon Glass5debe1f2015-02-07 10:47:30 -0700150#define CONFIG_SPL_BOARD_LOAD_IMAGE
151
Ian Campbell140d8322014-05-05 11:52:30 +0100152#ifdef CONFIG_SPL_FEL
153
Ian Campbell6efe3692014-05-05 11:52:26 +0100154#define CONFIG_SPL_TEXT_BASE 0x2000
155#define CONFIG_SPL_MAX_SIZE 0x4000 /* 16 KiB */
Ian Campbell140d8322014-05-05 11:52:30 +0100156
157#else /* CONFIG_SPL */
158
159#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
160#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KiB */
161
162#define CONFIG_SPL_TEXT_BASE 0x20 /* sram start+header */
163#define CONFIG_SPL_MAX_SIZE 0x5fe0 /* 24KB on sun4i/sun7i */
164
165#define CONFIG_SPL_LIBDISK_SUPPORT
Siarhei Siamashka121161f2014-12-25 02:34:47 +0200166
167#if !defined(CONFIG_UART0_PORT_F)
Ian Campbell140d8322014-05-05 11:52:30 +0100168#define CONFIG_SPL_MMC_SUPPORT
Siarhei Siamashka121161f2014-12-25 02:34:47 +0200169#endif
Ian Campbell140d8322014-05-05 11:52:30 +0100170
171#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
172
173#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 80 /* 40KiB */
174#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
175
176#endif /* CONFIG_SPL */
177
Ian Campbell6efe3692014-05-05 11:52:26 +0100178/* end of 32 KiB in sram */
179#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
180#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
181#define CONFIG_SYS_SPL_MALLOC_START 0x4ff00000
182#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00080000 /* 512 KiB */
183
Hans de Goede3352b222014-06-13 22:55:49 +0200184/* I2C */
Hans de Goede606fa4a2015-01-23 15:28:22 +0100185#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER
Hans de Goede3352b222014-06-13 22:55:49 +0200186#define CONFIG_SPL_I2C_SUPPORT
Hans de Goede606fa4a2015-01-23 15:28:22 +0100187#endif
188
Hans de Goede3352b222014-06-13 22:55:49 +0200189#define CONFIG_SYS_I2C
190#define CONFIG_SYS_I2C_MVTWSI
191#define CONFIG_SYS_I2C_SPEED 400000
192#define CONFIG_SYS_I2C_SLAVE 0x7f
193#define CONFIG_CMD_I2C
194
Henrik Nordstromaa382ad2014-06-13 22:55:50 +0200195/* PMU */
196#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || defined CONFIG_AXP221_POWER
197#define CONFIG_SPL_POWER_SUPPORT
198#endif
199
Hans de Goede8c1c7822014-06-09 11:36:58 +0200200#ifndef CONFIG_CONS_INDEX
Ian Campbell6efe3692014-05-05 11:52:26 +0100201#define CONFIG_CONS_INDEX 1 /* UART0 */
Hans de Goede8c1c7822014-06-09 11:36:58 +0200202#endif
Ian Campbell6efe3692014-05-05 11:52:26 +0100203
Ian Campbellaf471472014-06-05 19:00:15 +0100204/* GPIO */
205#define CONFIG_SUNXI_GPIO
Hans de Goede7412ef82014-10-02 20:29:26 +0200206#define CONFIG_SPL_GPIO_SUPPORT
Ian Campbellaf471472014-06-05 19:00:15 +0100207#define CONFIG_CMD_GPIO
208
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200209#ifdef CONFIG_VIDEO
210/*
Hans de Goede6c912862015-02-02 17:13:29 +0100211 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
212 * to use as framebuffer. This must be a multiple of 4096.
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200213 */
Hans de Goede6c912862015-02-02 17:13:29 +0100214#define CONFIG_SUNXI_MAX_FB_SIZE (9 << 20)
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200215
Luc Verhaegen4869a8c2014-08-13 07:55:07 +0200216/* Do we want to initialize a simple FB? */
217#define CONFIG_VIDEO_DT_SIMPLEFB
218
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200219#define CONFIG_VIDEO_SUNXI
220
221#define CONFIG_CFB_CONSOLE
222#define CONFIG_VIDEO_SW_CURSOR
223#define CONFIG_VIDEO_LOGO
Hans de Goedeccb0ed52014-12-19 13:46:33 +0100224#define CONFIG_VIDEO_STD_TIMINGS
Hans de Goedea5aa95f2014-12-19 16:05:12 +0100225#define CONFIG_I2C_EDID
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200226
227/* allow both serial and cfb console. */
228#define CONFIG_CONSOLE_MUX
229/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
230#define CONFIG_VGA_AS_SINGLE_DEVICE
231
Luc Verhaegen4869a8c2014-08-13 07:55:07 +0200232/* To be able to hook simplefb into dt */
233#ifdef CONFIG_VIDEO_DT_SIMPLEFB
234#define CONFIG_OF_BOARD_SETUP
235#endif
236
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200237#endif /* CONFIG_VIDEO */
238
Hans de Goede73d7d422014-06-09 11:37:00 +0200239/* Ethernet support */
240#ifdef CONFIG_SUNXI_EMAC
241#define CONFIG_MII /* MII PHY management */
242#endif
243
Ian Campbellba8311f2014-05-05 11:52:28 +0100244#ifdef CONFIG_SUNXI_GMAC
245#define CONFIG_DESIGNWARE_ETH /* GMAC can use designware driver */
246#define CONFIG_DW_AUTONEG
247#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
248#define CONFIG_PHY_ADDR 1
249#define CONFIG_MII /* MII PHY management */
250#define CONFIG_PHYLIB
251#endif
252
Roman Byshko3c091602014-07-24 22:54:22 +0200253#ifdef CONFIG_USB_EHCI
Roman Byshko3c091602014-07-24 22:54:22 +0200254#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
Hans de Goedef494cad2015-01-11 17:17:00 +0100255#endif
256
257#ifdef CONFIG_USB_MUSB_SUNXI
258#define CONFIG_MUSB_HOST
259#define CONFIG_MUSB_PIO_ONLY
260#endif
261
262#if defined CONFIG_USB_EHCI || defined CONFIG_USB_MUSB_SUNXI
263#define CONFIG_CMD_USB
Roman Byshko3c091602014-07-24 22:54:22 +0200264#define CONFIG_USB_STORAGE
265#endif
266
Hans de Goede16030822014-09-18 21:03:34 +0200267#ifdef CONFIG_USB_KEYBOARD
268#define CONFIG_CONSOLE_MUX
269#define CONFIG_PREBOOT
270#define CONFIG_SYS_STDIO_DEREGISTER
271#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
272#endif
273
Ian Campbell6efe3692014-05-05 11:52:26 +0100274#if !defined CONFIG_ENV_IS_IN_MMC && \
275 !defined CONFIG_ENV_IS_IN_NAND && \
276 !defined CONFIG_ENV_IS_IN_FAT && \
277 !defined CONFIG_ENV_IS_IN_SPI_FLASH
278#define CONFIG_ENV_IS_NOWHERE
279#endif
280
Jonathan Liuabc1aae2014-06-14 08:59:09 +0200281#define CONFIG_MISC_INIT_R
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200282#define CONFIG_SYS_CONSOLE_IS_IN_ENV
Jonathan Liuabc1aae2014-06-14 08:59:09 +0200283
Ian Campbell6efe3692014-05-05 11:52:26 +0100284#ifndef CONFIG_SPL_BUILD
285#include <config_distro_defaults.h>
Hans de Goede6f2da072014-07-31 23:04:45 +0200286
Siarhei Siamashkac8907a32015-01-08 09:02:32 +0200287/* Enable pre-console buffer to get complete log on the VGA console */
288#define CONFIG_PRE_CONSOLE_BUFFER
289#define CONFIG_PRE_CON_BUF_SZ (1024 * 1024)
290/* Use the room between the end of bootm_size and the framebuffer */
291#define CONFIG_PRE_CON_BUF_ADDR 0x4f000000
292
Hans de Goede3400a7c2014-12-24 16:08:30 +0100293/*
294 * 240M RAM (256M minimum minus space for the framebuffer),
295 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
296 * 1M script, 1M pxe and the ramdisk at the end.
297 */
Hans de Goede2f60c312014-08-01 09:37:58 +0200298#define MEM_LAYOUT_ENV_SETTINGS \
Hans de Goede3400a7c2014-12-24 16:08:30 +0100299 "bootm_size=0xf000000\0" \
Hans de Goede2f60c312014-08-01 09:37:58 +0200300 "kernel_addr_r=0x42000000\0" \
301 "fdt_addr_r=0x43000000\0" \
302 "scriptaddr=0x43100000\0" \
303 "pxefile_addr_r=0x43200000\0" \
304 "ramdisk_addr_r=0x43300000\0"
305
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800306#ifdef CONFIG_MMC
307#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
308#else
309#define BOOT_TARGET_DEVICES_MMC(func)
310#endif
311
Hans de Goede6f2da072014-07-31 23:04:45 +0200312#ifdef CONFIG_AHCI
313#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
314#else
315#define BOOT_TARGET_DEVICES_SCSI(func)
316#endif
317
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800318#ifdef CONFIG_USB_EHCI
319#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
320#else
321#define BOOT_TARGET_DEVICES_USB(func)
322#endif
323
Hans de Goede6f2da072014-07-31 23:04:45 +0200324#define BOOT_TARGET_DEVICES(func) \
Chen-Yu Tsai4fb00c72014-10-07 15:11:49 +0800325 BOOT_TARGET_DEVICES_MMC(func) \
Hans de Goede6f2da072014-07-31 23:04:45 +0200326 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsaiee0cf162014-10-03 20:16:22 +0800327 BOOT_TARGET_DEVICES_USB(func) \
Hans de Goede6f2da072014-07-31 23:04:45 +0200328 func(PXE, pxe, na) \
329 func(DHCP, dhcp, na)
330
331#include <config_distro_bootcmd.h>
332
Hans de Goede16030822014-09-18 21:03:34 +0200333#ifdef CONFIG_USB_KEYBOARD
334#define CONSOLE_STDIN_SETTINGS \
335 "preboot=usb start\0" \
336 "stdin=serial,usbkbd\0"
337#else
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200338#define CONSOLE_STDIN_SETTINGS \
339 "stdin=serial\0"
Hans de Goede16030822014-09-18 21:03:34 +0200340#endif
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200341
342#ifdef CONFIG_VIDEO
343#define CONSOLE_STDOUT_SETTINGS \
344 "stdout=serial,vga\0" \
345 "stderr=serial,vga\0"
346#else
347#define CONSOLE_STDOUT_SETTINGS \
348 "stdout=serial\0" \
349 "stderr=serial\0"
350#endif
351
352#define CONSOLE_ENV_SETTINGS \
353 CONSOLE_STDIN_SETTINGS \
354 CONSOLE_STDOUT_SETTINGS
355
Hans de Goede6f2da072014-07-31 23:04:45 +0200356#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegenb01df1e2014-08-13 07:55:06 +0200357 CONSOLE_ENV_SETTINGS \
Hans de Goede2f60c312014-08-01 09:37:58 +0200358 MEM_LAYOUT_ENV_SETTINGS \
Ian Campbell9536fc42014-08-31 13:13:43 +0100359 "fdtfile=" CONFIG_FDTFILE "\0" \
Hans de Goede2f60c312014-08-01 09:37:58 +0200360 "console=ttyS0,115200\0" \
Hans de Goede6f2da072014-07-31 23:04:45 +0200361 BOOTENV
362
363#else /* ifndef CONFIG_SPL_BUILD */
364#define CONFIG_EXTRA_ENV_SETTINGS
Ian Campbell6efe3692014-05-05 11:52:26 +0100365#endif
366
367#endif /* _SUNXI_COMMON_CONFIG_H */