Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / e47ae87b12ebce4f9a5c402a54d06b1f1441d35c / . / arch / arm / mach-omap2 / omap5 / Kconfig
blob: c89c43830587b31963e28fd48d570123a951e763 [file] [log] [blame]
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]1if OMAP54XX
2
Uri Mashiache47ae872017-02-23 15:39:35 +0200[diff] [blame^]3config DRA7XX
4 bool
5 help
6 DRA7xx is an OMAP based SOC with Dual Core A-15s.
7
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]8choice
9 prompt "OMAP5 board select"
Joe Hershbergerf0699602015-05-12 14:46:23 -0500[diff] [blame]10 optional
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]11
Dmitry Lifshitz10a59d02016-12-28 18:28:33 +0200[diff] [blame]12config TARGET_CL_SOM_AM57X
13 bool "CompuLab CL-SOM-AM57x"
Uri Mashiache47ae872017-02-23 15:39:35 +0200[diff] [blame^]14 select DRA7XX
Dmitry Lifshitz10a59d02016-12-28 18:28:33 +0200[diff] [blame]15
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]16config TARGET_CM_T54
17 bool "CompuLab CM-T54"
18
19config TARGET_OMAP5_UEVM
20 bool "TI OMAP5 uEVM board"
21
22config TARGET_DRA7XX_EVM
23 bool "TI DRA7XX"
Tom Rini22d567e2017-01-22 19:43:11 -0500[diff] [blame]24 select BOARD_LATE_INIT
Uri Mashiache47ae872017-02-23 15:39:35 +0200[diff] [blame^]25 select DRA7XX
Lokesh Vutla3c7dc012016-03-08 09:18:05 +0530[diff] [blame]26 select TI_I2C_BOARD_DETECT
Masahiro Yamada653e9fe2016-07-25 19:56:03 +0900[diff] [blame]27 select PHYS_64BIT
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]28
Lokesh Vutla6c2cfdd2016-06-10 09:35:42 +0530[diff] [blame]29config TARGET_AM57XX_EVM
30 bool "AM57XX"
Tom Rini22d567e2017-01-22 19:43:11 -0500[diff] [blame]31 select BOARD_LATE_INIT
Uri Mashiache47ae872017-02-23 15:39:35 +0200[diff] [blame^]32 select DRA7XX
Kipisz, Steven161f1382016-02-24 12:30:58 -0600[diff] [blame]33 select TI_I2C_BOARD_DETECT
Felipe Balbi4750eb62014-11-10 14:02:44 -0600[diff] [blame]34
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]35endchoice
36
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]37config SYS_SOC
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]38 default "omap5"
39
Daniel Allred082384b2016-09-02 00:40:20 -0500[diff] [blame]40config TI_SECURE_EMIF_REGION_START
41 hex "Reserved EMIF region start address"
42 depends on TI_SECURE_DEVICE
43 default 0x0
44 help
45 Reserved EMIF region start address. Set to "0" to auto-select
46 to be at the end of the external memory region.
47
48config TI_SECURE_EMIF_TOTAL_REGION_SIZE
49 hex "Reserved EMIF region size"
50 depends on TI_SECURE_DEVICE
51 default 0x0
52 help
53 Total reserved EMIF region size. Default is 0, which means no reserved EMIF
54 region on secure devices.
55
56config TI_SECURE_EMIF_PROTECTED_REGION_SIZE
57 hex "Size of protected region within reserved EMIF region"
58 depends on TI_SECURE_DEVICE
59 default 0x0
60 help
61 This config option is used to specify the size of the portion of the total
62 reserved EMIF region set aside for secure OS needs that will be protected
63 using hardware memory firewalls. This value must be smaller than the
64 TI_SECURE_EMIF_TOTAL_REGION_SIZE value.
65
Suman Annaf28b26c2016-11-23 12:54:40 +0530[diff] [blame]66if TARGET_DRA7XX_EVM || TARGET_AM57XX_EVM
67menu "Voltage Domain OPP selections"
68
69choice
70 prompt "MPU Voltage Domain"
71 default DRA7_MPU_OPP_NOM
72 help
73 Select the Operating Performance Point(OPP) for the MPU voltage
74 domain on DRA7xx & AM57xx SoCs.
75
76config DRA7_MPU_OPP_NOM
77 bool "OPP NOM"
78 help
79 This config option enables Normal OPP for MPU. This is the safest
80 option for booting.
81
82endchoice
83
84choice
85 prompt "DSPEVE Voltage Domain"
86 help
87 Select the Operating Performance Point(OPP) for the DSPEVE voltage
88 domain on DRA7xx & AM57xx SoCs.
89
90config DRA7_DSPEVE_OPP_NOM
91 bool "OPP NOM"
92 help
93 This config option enables Normal OPP for DSPEVE. This is the safest
94 option for booting and choose this when unsure about other OPPs .
95
96config DRA7_DSPEVE_OPP_OD
97 bool "OPP OD"
98 help
99 This config option enables Over drive OPP for DSPEVE.
100
101config DRA7_DSPEVE_OPP_HIGH
102 bool "OPP HIGH"
103 help
104 This config option enables High OPP for DSPEVE.
105
106endchoice
107
108choice
109 prompt "IVA Voltage Domain"
110 help
111 Select the Operating Performance Point(OPP) for the IVA voltage
112 domain on DRA7xx & AM57xx SoCs.
113
114config DRA7_IVA_OPP_NOM
115 bool "OPP NOM"
116 help
117 This config option enables Normal OPP for IVA. This is the safest
118 option for booting and choose this when unsure about other OPPs .
119
120config DRA7_IVA_OPP_OD
121 bool "OPP OD"
122 help
123 This config option enables Over drive OPP for IVA.
124
125config DRA7_IVA_OPP_HIGH
126 bool "OPP HIGH"
127 help
128 This config option enables High OPP for IVA.
129
130endchoice
131
132choice
133 prompt "GPU Voltage Domain"
134 help
135 Select the Operating Performance Point(OPP) for the GPU voltage
136 domain on DRA7xx & AM57xx SoCs.
137
138config DRA7_GPU_OPP_NOM
139 bool "OPP NOM"
140 help
141 This config option enables Normal OPP for GPU. This is the safest
142 option for booting and choose this when unsure about other OPPs .
143
144config DRA7_GPU_OPP_OD
145 bool "OPP OD"
146 help
147 This config option enables Over drive OPP for GPU.
148
149config DRA7_GPU_OPP_HIGH
150 bool "OPP HIGH"
151 help
152 This config option enables High OPP for GPU.
153
154endchoice
155
156endmenu
157endif
158
Dmitry Lifshitz10a59d02016-12-28 18:28:33 +0200[diff] [blame]159source "board/compulab/cl-som-am57x/Kconfig"
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]160source "board/compulab/cm_t54/Kconfig"
161source "board/ti/omap5_uevm/Kconfig"
162source "board/ti/dra7xx/Kconfig"
Kipisz, Steven1dacd0d2015-10-29 16:50:43 -0500[diff] [blame]163source "board/ti/am57xx/Kconfig"
Masahiro Yamada420b8162014-08-31 07:11:04 +0900[diff] [blame]164
165endif