blob: 46cd7d8e01b832c55681b9f8369f4adc36f4c7c8 [file] [log] [blame]
Tom Warren13ac5442012-12-11 13:34:12 +00001/*
2 * Copyright (c) 2010-2012, NVIDIA CORPORATION. All rights reserved.
3 *
Tom Rinie2378802016-01-14 22:05:13 -05004 * SPDX-License-Identifier: GPL-2.0
Tom Warren13ac5442012-12-11 13:34:12 +00005 */
6
7/* Tegra30 clock control functions */
8
9#ifndef _TEGRA30_CLOCK_H_
10#define _TEGRA30_CLOCK_H_
11
12#include <asm/arch-tegra/clock.h>
13
Tom Warren795f9d72013-01-23 14:01:01 -070014/* CLK_RST_CONTROLLER_OSC_CTRL_0 */
15#define OSC_FREQ_SHIFT 28
16#define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT)
17
Thierry Reding4bf98692014-12-09 22:25:06 -070018int tegra_plle_enable(void);
19
Tom Warren13ac5442012-12-11 13:34:12 +000020#endif /* _TEGRA30_CLOCK_H_ */