Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / df8d8b8aed9761e713a3e40f75534fdb6a90114f / . / arch / arm / dts / exynos5250.dtsi
blob: d44c9f647ee74184e8c96741af072c7373a7236c [file] [log] [blame]
Hatim RV89ee4022012-12-11 00:52:45 +0000[diff] [blame]1/*
Rajeshwari Birje4185c0c2013-12-26 09:44:25 +0530[diff] [blame]2 * (C) Copyright 2012 SAMSUNG Electronics
Hatim RV89ee4022012-12-11 00:52:45 +0000[diff] [blame]3 * SAMSUNG EXYNOS5250 SoC device tree source
4 *
Rajeshwari Birje4185c0c2013-12-26 09:44:25 +0530[diff] [blame]5 * SPDX-License-Identifier: GPL-2.0+
6 */
Hatim RV89ee4022012-12-11 00:52:45 +0000[diff] [blame]7
Simon Glass78cefc02014-10-20 19:48:29 -0600[diff] [blame]8#include "exynos5.dtsi"
Simon Glass144cb552014-10-20 19:48:30 -0600[diff] [blame]9#include "exynos5250-pinctrl.dtsi"
Simon Glass89e58382014-10-20 19:48:32 -0600[diff] [blame]10#include "exynos5250-pinctrl-uboot.dtsi"
Hatim RV89ee4022012-12-11 00:52:45 +0000[diff] [blame]11
12/ {
Simon Glass144cb552014-10-20 19:48:30 -0600[diff] [blame]13 aliases {
14 pinctrl0 = &pinctrl_0;
15 pinctrl1 = &pinctrl_1;
16 pinctrl2 = &pinctrl_2;
17 pinctrl3 = &pinctrl_3;
18 };
19
20 pinctrl_0: pinctrl@11400000 {
21 compatible = "samsung,exynos5250-pinctrl";
22 reg = <0x11400000 0x1000>;
23 interrupts = <0 46 0>;
24
25 wakup_eint: wakeup-interrupt-controller {
26 compatible = "samsung,exynos4210-wakeup-eint";
27 interrupt-parent = <&gic>;
28 interrupts = <0 32 0>;
29 };
30 };
31
32 pinctrl_1: pinctrl@13400000 {
33 compatible = "samsung,exynos5250-pinctrl";
34 reg = <0x13400000 0x1000>;
35 interrupts = <0 45 0>;
36 };
37
38 pinctrl_2: pinctrl@10d10000 {
39 compatible = "samsung,exynos5250-pinctrl";
40 reg = <0x10d10000 0x1000>;
41 interrupts = <0 50 0>;
42 };
43
44 pinctrl_3: pinctrl@03860000 {
45 compatible = "samsung,exynos5250-pinctrl";
46 reg = <0x03860000 0x1000>;
47 interrupts = <0 47 0>;
48 };
49
Simon Glass2a61b442015-07-02 18:15:48 -0600[diff] [blame]50 i2c_4: i2c@12CA0000 {
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]51 compatible = "samsung,s3c2440-i2c";
52 reg = <0x12CA0000 0x100>;
53 interrupts = <0 60 0>;
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]54 #address-cells = <1>;
55 #size-cells = <0>;
Simon Glass2a61b442015-07-02 18:15:48 -0600[diff] [blame]56 };
57
58 i2c_5: i2c@12CB0000 {
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]59 compatible = "samsung,s3c2440-i2c";
60 reg = <0x12CB0000 0x100>;
61 interrupts = <0 61 0>;
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]62 #address-cells = <1>;
63 #size-cells = <0>;
Simon Glass2a61b442015-07-02 18:15:48 -0600[diff] [blame]64 };
65
66 i2c_6: i2c@12CC0000 {
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]67 compatible = "samsung,s3c2440-i2c";
68 reg = <0x12CC0000 0x100>;
69 interrupts = <0 62 0>;
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]70 #address-cells = <1>;
71 #size-cells = <0>;
Simon Glass2a61b442015-07-02 18:15:48 -0600[diff] [blame]72 };
73
74 i2c_7: i2c@12CD0000 {
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]75 compatible = "samsung,s3c2440-i2c";
76 reg = <0x12CD0000 0x100>;
77 interrupts = <0 63 0>;
Simon Glass2a61b442015-07-02 18:15:48 -0600[diff] [blame]78 #address-cells = <1>;
79 #size-cells = <0>;
Rajeshwari Shinde44a4a822012-12-26 20:03:08 +0000[diff] [blame]80 };
Rajeshwari Shinde9b3cc402012-12-26 20:03:14 +0000[diff] [blame]81
Dani Krishna Mohan76c444d2013-09-11 16:38:47 +0530[diff] [blame]82 sound@3830000 {
83 compatible = "samsung,exynos-sound";
84 reg = <0x3830000 0x50>;
85 samsung,i2s-epll-clock-frequency = <192000000>;
86 samsung,i2s-sampling-rate = <48000>;
87 samsung,i2s-bits-per-sample = <16>;
88 samsung,i2s-channels = <2>;
89 samsung,i2s-lr-clk-framesize = <256>;
90 samsung,i2s-bit-clk-framesize = <32>;
91 samsung,i2s-id = <0>;
92 };
93
Rajeshwari Shinde9b3cc402012-12-26 20:03:14 +0000[diff] [blame]94 sound@12d60000 {
95 compatible = "samsung,exynos-sound";
96 reg = <0x12d60000 0x20>;
Dani Krishna Mohan76c444d2013-09-11 16:38:47 +0530[diff] [blame]97 samsung,i2s-epll-clock-frequency = <192000000>;
98 samsung,i2s-sampling-rate = <48000>;
99 samsung,i2s-bits-per-sample = <16>;
100 samsung,i2s-channels = <2>;
101 samsung,i2s-lr-clk-framesize = <256>;
102 samsung,i2s-bit-clk-framesize = <32>;
103 samsung,i2s-id = <1>;
Rajeshwari Shinde9b3cc402012-12-26 20:03:14 +0000[diff] [blame]104 };
Rajeshwari Shinde44c87012012-12-26 20:03:22 +0000[diff] [blame]105
Rajeshwari Shindee17037d2013-01-07 23:35:04 +0000[diff] [blame]106
Vivek Gautam03b34372013-09-14 14:02:49 +0530[diff] [blame]107 xhci@12000000 {
108 compatible = "samsung,exynos5250-xhci";
109 reg = <0x12000000 0x10000>;
110 #address-cells = <1>;
111 #size-cells = <1>;
112
113 phy {
114 compatible = "samsung,exynos5250-usb3-phy";
115 reg = <0x12100000 0x100>;
116 };
117 };
118
Simon Glassdf8d8b82016-02-21 21:08:51 -0700[diff] [blame^]119 pwm: pwm@12dd0000 {
120 compatible = "samsung,exynos4210-pwm";
121 reg = <0x12dd0000 0x100>;
122 samsung,pwm-outputs = <0>, <1>, <2>, <3>;
123 #pwm-cells = <3>;
124 };
125
Hatim RV89ee4022012-12-11 00:52:45 +0000[diff] [blame]126};