Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / de828b455665ae2a7a768d8a0d7a3e0cf6e46f6e / . / arch / sandbox / dts / sandbox64.dts
blob: ec53106af9dca8cc0d0e941e135d275248e104a7 [file] [log] [blame]
Simon Glass4cc43bf2021-08-18 21:40:25 -0600[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Main sandbox64 devicetree
4 */
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]5/dts-v1/;
6
Simon Glass07bb5e72019-05-18 11:59:48 -0600[diff] [blame]7#include <config.h>
8
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]9/ {
10 #address-cells = <2>;
11 #size-cells = <2>;
12 model = "sandbox";
Heinrich Schuchardtdeaf2972019-11-09 09:39:01 +0100[diff] [blame]13 compatible = "sandbox";
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]14
15 aliases {
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]16 i2c0 = &i2c_0;
Tom Rini4a3ca482020-02-11 12:41:23 -0500[diff] [blame]17 pci0 = &pcic;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]18 rtc0 = &rtc_0;
Simon Glass8964f862019-05-18 11:59:40 -0600[diff] [blame]19 axi0 = &axi;
Simon Glassed3698a2019-05-18 11:59:42 -0600[diff] [blame]20 spi0 = &spi;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]21 };
22
Simon Glass07bb5e72019-05-18 11:59:48 -0600[diff] [blame]23 memory {
24 reg = /bits/ 64 <0 CONFIG_SYS_SDRAM_SIZE>;
25 };
26
Heinrich Schuchardtad935702020-03-14 12:13:39 +0100[diff] [blame]27 reserved-memory {
28 #address-cells = <2>;
29 #size-cells = <2>;
30 ranges;
31
32 reservation_test_size {
33 size = <0 0x4000>;
34 alignment = <0 0x2000>;
35 };
36
37 reservation_test@a000 {
38 reg = <0 0x00d0a000 0 0x2000>;
39 };
40
41 reservation_test@7000 {
42 reg = <0 0x00d07000 0 0x1000>;
43 };
44 };
45
46 /* ... */
Simon Glass699c9ca2018-10-01 12:22:08 -0600[diff] [blame]47 cros_ec: cros-ec {
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]48 reg = <0 0 0 0>;
Simon Glass8964f862019-05-18 11:59:40 -0600[diff] [blame]49 u-boot,dm-pre-reloc;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]50 compatible = "google,cros-ec-sandbox";
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]51 };
52
Joe Hershberger89590c82018-07-02 14:47:54 -0500[diff] [blame]53 ethrawbus {
54 compatible = "sandbox,eth-raw-bus";
55 skip-localhost = <1>;
56 };
57
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]58 eth@10002000 {
59 compatible = "sandbox,eth";
60 reg = <0x0 0x10002000 0x0 0x1000>;
61 fake-host-hwaddr = [00 00 66 44 22 00];
62 };
63
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]64 i2c_0: i2c@0 {
65 #address-cells = <1>;
66 #size-cells = <0>;
67 reg = <0 0 0 0>;
68 compatible = "sandbox,i2c";
69 clock-frequency = <400000>;
70 pinctrl-names = "default";
71 pinctrl-0 = <&pinctrl_i2c0>;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]72 };
73
Tom Rini4a3ca482020-02-11 12:41:23 -0500[diff] [blame]74 pcic: pci@0 {
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]75 compatible = "sandbox,pci";
76 device_type = "pci";
Tom Rini4a3ca482020-02-11 12:41:23 -0500[diff] [blame]77 bus-range = <0x00 0xff>;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]78 #address-cells = <3>;
79 #size-cells = <2>;
80 ranges = <0x02000000 0 0x10000000 0 0x10000000 0 0x2000
81 0x01000000 0 0x20000000 0 0x20000000 0 0x2000>;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]82 };
83
Simon Glassed3698a2019-05-18 11:59:42 -0600[diff] [blame]84 spi: spi@0 {
Simon Glass8964f862019-05-18 11:59:40 -0600[diff] [blame]85 u-boot,dm-pre-reloc;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]86 #address-cells = <1>;
87 #size-cells = <0>;
88 reg = <0 0 0 0>;
89 compatible = "sandbox,spi";
90 cs-gpios = <0>, <&gpio_a 0>;
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]91 };
92
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]93};
94
Simon Glass28db4692019-05-18 11:59:41 -0600[diff] [blame]95#include "sandbox.dtsi"
Mario Six61efece2018-02-12 08:05:57 +0100[diff] [blame]96#include "cros-ec-keyboard.dtsi"
97#include "sandbox_pmic.dtsi"