Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / dcd1a6b821848197ecd97f3dfb44c95ed1b68e8e / . / arch / arm / dts / rk3588s-u-boot.dtsi
blob: 09d8b311cec50aee86794eef17a296546f6da988 [file] [log] [blame]
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
4 */
5
6#include "rockchip-u-boot.dtsi"
7
8/ {
Jonas Karlmana5e28652023-07-28 12:05:41 +0000[diff] [blame]9 aliases {
Jonas Karlmana5e28652023-07-28 12:05:41 +0000[diff] [blame]10 spi5 = &sfc;
11 };
12
Jonas Karlmaneb193012024-01-26 22:14:54 +0000[diff] [blame]13 chosen {
14 u-boot,spl-boot-order = "same-as-spl", &sdmmc, &sdhci;
15 };
16
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]17 dmc {
18 compatible = "rockchip,rk3588-dmc";
Tom Rinide70b472023-03-27 15:20:19 -0400[diff] [blame]19 bootph-all;
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]20 };
21
Chris Morgan7f255042023-04-13 09:13:03 -0500[diff] [blame]22 rng: rng@fe378000 {
23 compatible = "rockchip,trngv1";
24 reg = <0x0 0xfe378000 0x0 0x200>;
Chris Morgan7f255042023-04-13 09:13:03 -0500[diff] [blame]25 };
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]26};
27
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]28#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
29&binman {
30 simple-bin-spi {
31 mkimage {
32 args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
33 offset = <0x8000>;
34 };
35 };
36};
37#endif
38
39&cru {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]40 bootph-all;
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]41};
42
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]43&emmc_bus8 {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]44 bootph-pre-ram;
45 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]46};
47
48&emmc_clk {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]49 bootph-pre-ram;
50 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]51};
52
53&emmc_cmd {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]54 bootph-pre-ram;
55 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]56};
57
58&emmc_data_strobe {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]59 bootph-pre-ram;
60 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]61};
62
63&emmc_rstnout {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]64 bootph-pre-ram;
65 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]66};
67
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]68&ioc {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]69 bootph-all;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]70};
71
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]72&pcfg_pull_down {
73 bootph-all;
74};
75
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]76&pcfg_pull_none {
77 bootph-all;
78};
79
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]80&pcfg_pull_up {
81 bootph-all;
82};
83
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]84&pcfg_pull_up_drv_level_2 {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]85 bootph-pre-ram;
86 bootph-some-ram;
87};
88
89&php_grf {
Tom Rinide70b472023-03-27 15:20:19 -0400[diff] [blame]90 bootph-all;
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]91};
92
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]93&pinctrl {
94 bootph-all;
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]95};
96
Jonas Karlman592101d2024-01-26 22:14:52 +0000[diff] [blame]97&pmu1grf {
98 bootph-all;
99};
100
Jonas Karlmanfc805c22023-04-17 19:07:21 +0000[diff] [blame]101&scmi {
102 bootph-pre-ram;
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]103 bootph-some-ram;
Jonas Karlmanfc805c22023-04-17 19:07:21 +0000[diff] [blame]104};
105
106&scmi_clk {
107 bootph-pre-ram;
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]108 bootph-some-ram;
Jonas Karlmanfc805c22023-04-17 19:07:21 +0000[diff] [blame]109};
110
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]111&sdhci {
Jonas Karlmanfc805c22023-04-17 19:07:21 +0000[diff] [blame]112 bootph-pre-ram;
Quentin Schulz71f30122024-03-11 13:01:58 +0100[diff] [blame]113 bootph-some-ram;
Jonas Karlmanfc805c22023-04-17 19:07:21 +0000[diff] [blame]114 u-boot,spl-fifo-mode;
115};
116
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]117&sdmmc {
Jonas Karlmanced8be02023-04-18 16:46:41 +0000[diff] [blame]118 bootph-pre-ram;
Quentin Schulz71f30122024-03-11 13:01:58 +0100[diff] [blame]119 bootph-some-ram;
Jonas Karlmanf79c5372023-05-06 17:41:11 +0000[diff] [blame]120 u-boot,spl-fifo-mode;
Jonas Karlmanced8be02023-04-18 16:46:41 +0000[diff] [blame]121};
122
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]123&sdmmc_bus4 {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]124 bootph-pre-ram;
125 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]126};
127
128&sdmmc_clk {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]129 bootph-pre-ram;
130 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]131};
132
133&sdmmc_cmd {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]134 bootph-pre-ram;
135 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]136};
137
138&sdmmc_det {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]139 bootph-pre-ram;
140 bootph-some-ram;
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]141};
142
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]143&sfc {
144 u-boot,spl-sfc-no-dma;
145};
146
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]147&sys_grf {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]148 bootph-all;
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]149};
150
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]151&uart2 {
Jonas Karlmanab956bb2024-04-22 06:28:50 +0000[diff] [blame]152 bootph-all;
Jonas Karlman87fc32b2024-01-26 22:14:55 +0000[diff] [blame]153 clock-frequency = <24000000>;
Jagan Tekia4dd7932023-01-30 20:27:46 +0530[diff] [blame]154};
155
Eugen Hristev2b2416e2023-07-04 22:05:11 +0300[diff] [blame]156&uart2m0_xfer {
157 bootph-all;
158};
159
Jonas Karlman7b733dd2024-04-22 06:28:48 +0000[diff] [blame]160&xin24m {
161 bootph-all;
Jonas Karlmanadb78942023-05-18 15:39:30 +0000[diff] [blame]162};