Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / dca22e5eda0d0148c42970b29d7f4019e9742cc3 / . / arch / arm / dts / imx8mn-ddr4-evk-u-boot.dtsi
blob: 315714f398489a41365691e60039bfb48d1745aa [file] [log] [blame]
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
2/*
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]3 * Copyright 2019, 2021 NXP
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]4 */
5
Adam Ford1c41cf02022-10-21 19:58:34 -0500[diff] [blame]6#include "imx8mn-u-boot.dtsi"
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]7
8&pinctrl_reg_usdhc2_vmmc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]9 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]10};
11
Andrey Zhizhikincf51a552020-12-05 17:29:17 +0000[diff] [blame]12&reg_usdhc2_vmmc {
13 u-boot,off-on-delay-us = <20000>;
14};
15
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]16&pinctrl_uart2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]17 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]18};
19
20&pinctrl_usdhc2_gpio {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]21 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]22};
23
24&pinctrl_usdhc2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]25 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]26};
27
28&pinctrl_usdhc3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]29 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]30};
31
Peng Fan3f9158a2022-05-05 19:05:57 +0800[diff] [blame]32&pinctrl_wdog {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]33 bootph-pre-ram;
Peng Fan3f9158a2022-05-05 19:05:57 +0800[diff] [blame]34};
35
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]36&gpio1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]37 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]38};
39
40&gpio2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]41 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]42};
43
44&gpio3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]45 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]46};
47
48&gpio4 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]49 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]50};
51
52&gpio5 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]53 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]54};
55
56&uart2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]57 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]58};
59
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]60&crypto {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]61 bootph-pre-ram;
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]62};
63
64&sec_jr0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]65 bootph-pre-ram;
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]66};
67
68&sec_jr1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]69 bootph-pre-ram;
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]70};
71
72&sec_jr2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]73 bootph-pre-ram;
Gaurav Jainbce9acf2022-03-24 11:50:26 +0530[diff] [blame]74};
75
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]76&usdhc1 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]77 bootph-pre-ram;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]78};
79
80&usdhc2 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]81 bootph-pre-ram;
Andrey Zhizhikin9aa95982020-12-05 17:29:18 +0000[diff] [blame]82 sd-uhs-sdr104;
83 sd-uhs-ddr50;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]84};
85
86&usdhc3 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]87 bootph-pre-ram;
Andrey Zhizhikin9aa95982020-12-05 17:29:18 +0000[diff] [blame]88 mmc-hs400-1_8v;
89 mmc-hs400-enhanced-strobe;
Peng Fana181afe2019-09-16 03:09:55 +0000[diff] [blame]90};