blob: c95e9acd5f73a7383036469c24e02e3af2a66f56 [file] [log] [blame]
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +09001#
2# GPIO infrastructure and drivers
3#
4
5menu "GPIO Support"
6
Masahiro Yamada57ad8ee2014-10-23 22:26:09 +09007config DM_GPIO
8 bool "Enable Driver Model for GPIO drivers"
9 depends on DM
10 help
Simon Glassd8b771d2015-02-05 21:41:35 -070011 Enable driver model for GPIO access. The standard GPIO
12 interface (gpio_get_value(), etc.) is then implemented by
13 the GPIO uclass. Drivers provide methods to query the
14 particular GPIOs that they provide. The uclass interface
15 is defined in include/asm-generic/gpio.h.
Albert ARIBAUD \(3ADEV\)eb135ad2015-03-31 11:40:46 +020016
Thomas Choufb1a4bf2015-10-21 21:33:45 +080017config ALTERA_PIO
18 bool "Altera PIO driver"
19 depends on DM_GPIO
20 help
21 Select this to enable PIO for Altera devices. Please find
22 details on the "Embedded Peripherals IP User Guide" of Altera.
23
Marek Vasut12a8d792015-06-23 15:54:19 +020024config DWAPB_GPIO
25 bool "DWAPB GPIO driver"
26 depends on DM && DM_GPIO
27 default n
28 help
29 Support for the Designware APB GPIO driver.
30
Wenyou Yangad054482017-03-23 12:46:19 +080031config AT91_GPIO
32 bool "AT91 PIO GPIO driver"
33 depends on DM_GPIO
34 default n
35 help
36 Say yes here to select AT91 PIO GPIO driver. AT91 PIO
37 controller manages up to 32 fully programmable input/output
38 lines. Each I/O line may be dedicated as a general-purpose
39 I/O or be assigned to a function of an embedded peripheral.
40 The assignment to a function of an embedded peripheral is
41 the responsibility of AT91 Pinctrl driver. This driver is
42 responsible for the general-purpose I/O.
43
Wenyou Yang5a09d132015-11-04 14:25:13 +080044config ATMEL_PIO4
45 bool "ATMEL PIO4 driver"
Wenyou Yang0b971522016-07-20 17:16:26 +080046 depends on DM_GPIO
Wenyou Yang5a09d132015-11-04 14:25:13 +080047 default n
48 help
49 Say yes here to support the Atmel PIO4 driver.
50 The PIO4 is new version of Atmel PIO controller, which manages
51 up to 128 fully programmable input/output lines. Each I/O line
52 may be dedicated as a general purpose I/O or be assigned to
53 a function of an embedded peripheral.
54
Simon Glass52c365f2016-03-11 22:07:27 -070055config INTEL_BROADWELL_GPIO
56 bool "Intel Broadwell GPIO driver"
57 depends on DM
58 help
59 This driver supports Broadwell U devices which have an expanded
60 GPIO feature set. The difference is large enough to merit a separate
61 driver from the common Intel ICH6 driver. It supports a total of
62 95 GPIOs which can be configured from the device tree.
63
Peng Fanc5f49862017-02-22 16:21:45 +080064config IMX_RGPIO2P
65 bool "i.MX7ULP RGPIO2P driver"
66 depends on DM
67 default n
68 help
69 This driver supports i.MX7ULP Rapid GPIO2P controller.
70
Albert ARIBAUD \(3ADEV\)eb135ad2015-03-31 11:40:46 +020071config LPC32XX_GPIO
72 bool "LPC32XX GPIO driver"
73 depends on DM
74 default n
75 help
76 Support for the LPC32XX GPIO driver.
Simon Glass084a3fe2015-03-06 13:19:01 -070077
Mateusz Kulikowskia1b3ae92016-03-31 23:12:15 +020078config MSM_GPIO
79 bool "Qualcomm GPIO driver"
80 depends on DM_GPIO
81 default n
82 help
83 Support GPIO controllers on Qualcomm Snapdragon family of SoCs.
84 This controller have single bank (default name "soc"), every
85 gpio has it's own set of registers.
86 Only simple GPIO operations are supported (get/set, change of
87 direction and checking pin function).
88 Supported devices:
89 - APQ8016
90 - MSM8916
91
Mateusz Kulikowski15a58532016-03-31 23:12:31 +020092config PM8916_GPIO
93 bool "Qualcomm PM8916 PMIC GPIO/keypad driver"
94 depends on DM_GPIO && PMIC_PM8916
95 help
96 Support for GPIO pins and power/reset buttons found on
97 Qualcomm PM8916 PMIC.
98 Default name for GPIO bank is "pm8916".
99 Power and reset buttons are placed in "pm8916_key" bank and
100 have gpio numbers 0 and 1 respectively.
101
Vignesh R0caf07c2016-08-02 10:14:24 +0530102config PCF8575_GPIO
103 bool "PCF8575 I2C GPIO Expander driver"
104 depends on DM_GPIO && DM_I2C
105 help
106 Support for PCF8575 I2C 16-bit GPIO expander. Most of these
107 chips are from NXP and TI.
108
Simon Glass8fa4d5a2015-08-30 16:55:27 -0600109config ROCKCHIP_GPIO
110 bool "Rockchip GPIO driver"
111 depends on DM_GPIO
112 help
113 Support GPIO access on Rockchip SoCs. The GPIOs are arranged into
114 a number of banks (different for each SoC type) each with 32 GPIOs.
115 The GPIOs for a device are defined in the device tree with one node
116 for each bank.
117
Simon Glass084a3fe2015-03-06 13:19:01 -0700118config SANDBOX_GPIO
119 bool "Enable sandbox GPIO driver"
120 depends on SANDBOX && DM && DM_GPIO
121 help
122 This driver supports some simulated GPIOs which can be adjusted
123 using 'back door' functions like sandbox_gpio_set_value(). Then the
124 GPIOs can be inspected through the normal get_get_value()
125 interface. The purpose of this is to allow GPIOs to be used as
126 normal in sandbox, perhaps with test code actually driving the
127 behaviour of those GPIOs.
128
129config SANDBOX_GPIO_COUNT
130 int "Number of sandbox GPIOs"
131 depends on SANDBOX_GPIO
132 default 128
133 help
134 The sandbox driver can support any number of GPIOs. Generally these
135 are specified using the device tree. But you can also have a number
136 of 'anonymous' GPIOs that do not belong to any device or bank.
137 Select a suitable value depending on your needs.
Bhuvanchandra DV6d236aa2015-06-01 18:37:16 +0530138
Stephen Warrenaf974be2016-05-12 12:07:41 -0600139config TEGRA_GPIO
140 bool "Tegra20..210 GPIO driver"
141 depends on DM_GPIO
142 help
143 Support for the GPIO controller contained in NVIDIA Tegra20 through
144 Tegra210.
145
Stephen Warren0c5403f2016-05-25 14:38:51 -0600146config TEGRA186_GPIO
147 bool "Tegra186 GPIO driver"
148 depends on DM_GPIO
149 help
150 Support for the GPIO controller contained in NVIDIA Tegra186. This
151 covers both the "main" and "AON" controller instances, even though
152 they have slightly different register layout.
153
Masahiro Yamada2dbca982016-02-16 17:03:48 +0900154config GPIO_UNIPHIER
155 bool "UniPhier GPIO"
156 depends on ARCH_UNIPHIER
157 help
158 Say yes here to support UniPhier GPIOs.
159
Bhuvanchandra DV6d236aa2015-06-01 18:37:16 +0530160config VYBRID_GPIO
161 bool "Vybrid GPIO driver"
162 depends on DM
163 default n
164 help
165 Say yes here to support Vybrid vf610 GPIOs.
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900166
Purna Chandra Mandal0ee99ca2016-01-28 15:30:13 +0530167config PIC32_GPIO
168 bool "Microchip PIC32 GPIO driver"
169 depends on DM_GPIO && MACH_PIC32
170 default y
171 help
172 Say yes here to support Microchip PIC32 GPIOs.
173
Stefan Roesee0e70422016-02-12 13:46:50 +0100174config MVEBU_GPIO
175 bool "Marvell MVEBU GPIO driver"
176 depends on DM_GPIO && ARCH_MVEBU
177 default y
178 help
179 Say yes here to support Marvell MVEBU (Armada XP/38x) GPIOs.
180
Siva Durga Prasad Paladugud6d00822016-03-10 16:27:39 +0530181config ZYNQ_GPIO
182 bool "Zynq GPIO driver"
Siva Durga Prasad Paladugu3c1107e2016-03-10 16:27:44 +0530183 depends on DM_GPIO && (ARCH_ZYNQ || ARCH_ZYNQMP)
Siva Durga Prasad Paladugud6d00822016-03-10 16:27:39 +0530184 default y
185 help
186 Supports GPIO access on Zynq SoC.
187
Peng Fan28b4a1c2016-05-03 10:02:23 +0800188config DM_74X164
189 bool "74x164 serial-in/parallel-out 8-bits shift register"
190 depends on DM_GPIO
191 help
192 Driver for 74x164 compatible serial-in/parallel-out 8-outputs
193 shift registers, such as 74lv165, 74hc595.
194 This driver can be used to provide access to more gpio outputs.
195
Peng Fanca675072016-04-14 21:45:06 +0800196config DM_PCA953X
197 bool "PCA95[357]x, PCA9698, TCA64xx, and MAX7310 I/O ports"
198 depends on DM_GPIO
199 help
200 Say yes here to provide access to several register-oriented
201 SMBus I/O expanders, made mostly by NXP or TI. Compatible
202 models include:
203
204 4 bits: pca9536, pca9537
205
206 8 bits: max7310, max7315, pca6107, pca9534, pca9538, pca9554,
207 pca9556, pca9557, pca9574, tca6408, xra1202
208
209 16 bits: max7312, max7313, pca9535, pca9539, pca9555, pca9575,
210 tca6416
211
212 24 bits: tca6424
213
214 40 bits: pca9505, pca9698
215
216 Now, max 24 bits chips and PCA953X compatible chips are
217 supported
mario.six@gdsys.cc5b59a352016-05-25 15:15:20 +0200218
219config MPC85XX_GPIO
220 bool "Freescale MPC85XX GPIO driver"
221 depends on DM_GPIO
222 help
223 This driver supports the built-in GPIO controller of MPC85XX CPUs.
224 Each GPIO bank is identified by its own entry in the device tree,
225 i.e.
226
227 gpio-controller@fc00 {
228 #gpio-cells = <2>;
229 compatible = "fsl,pq3-gpio";
230 reg = <0xfc00 0x100>
231 }
232
233 By default, each bank is assumed to have 32 GPIOs, but the ngpios
234 setting is honored, so the number of GPIOs for each bank is
235 configurable to match the actual GPIO count of the SoC (e.g. the
236 32/32/23 banks of the P1022 SoC).
237
mario.six@gdsys.cc7b4cf8b2016-05-25 15:15:22 +0200238 Aside from the standard functions of input/output mode, and output
239 value setting, the open-drain feature, which can configure individual
240 GPIOs to work as open-drain outputs, is supported.
mario.six@gdsys.cc5b59a352016-05-25 15:15:20 +0200241
242 The driver has been tested on MPC85XX, but it is likely that other
243 PowerQUICC III devices will work as well.
Masahiro Yamadacc85b7b2015-07-26 02:46:26 +0900244endmenu