blob: bb66c3f3ab65319c774aa637f25322920f6e5492 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Tom Rini0634fc02014-06-05 11:15:29 -04002/*
3 * (C) Copyright 2014
4 * Texas Instruments, <www.ti.com>
Tom Rini0634fc02014-06-05 11:15:29 -04005 */
6
7#ifndef __POWER_TPS65218_H__
8#define __POWER_TPS65218_H__
9
Nikita Kiryanova5c71ff2016-02-19 19:19:46 +020010#include <linux/bitops.h>
11
Tom Rini0634fc02014-06-05 11:15:29 -040012/* I2C chip address */
13#define TPS65218_CHIP_PM 0x24
14
15/* Registers */
16enum {
17 TPS65218_CHIPID = 0x00,
18 TPS65218_INT1,
19 TPS65218_INT2,
20 TPS65218_INT_MASK1,
21 TPS65218_INT_MASK2,
22 TPS65218_STATUS,
23 TPS65218_CONTROL,
24 TPS65218_FLAG,
25 TPS65218_PASSWORD = 0x10,
26 TPS65218_ENABLE1,
27 TPS65218_ENABLE2,
28 TPS65218_CONFIG1,
29 TPS65218_CONFIG2,
30 TPS65218_CONFIG3,
31 TPS65218_DCDC1,
32 TPS65218_DCDC2,
33 TPS65218_DCDC3,
34 TPS65218_DCDC4,
35 TPS65218_SLEW,
36 TPS65218_LDO1,
37 TPS65218_SEQ1 = 0x20,
38 TPS65218_SEQ2,
39 TPS65218_SEQ3,
40 TPS65218_SEQ4,
41 TPS65218_SEQ5,
42 TPS65218_SEQ6,
43 TPS65218_SEQ7,
44 TPS65218_PMIC_NUM_OF_REGS,
45};
46
47#define TPS65218_PROT_LEVEL_NONE 0x00
48#define TPS65218_PROT_LEVEL_1 0x01
49#define TPS65218_PROT_LEVEL_2 0x02
50
51#define TPS65218_PASSWORD_LOCK_FOR_WRITE 0x00
52#define TPS65218_PASSWORD_UNLOCK 0x7D
53
54#define TPS65218_DCDC_GO 0x80
55
56#define TPS65218_MASK_ALL_BITS 0xFF
57
Keerthy7cac6562017-05-24 10:19:27 +053058#define TPS65218_DCDC_VSEL_MASK 0x3F
59
Felipe Balbi8f2994b2014-12-22 16:26:14 -060060#define TPS65218_DCDC_VOLT_SEL_0950MV 0x0a
Tom Rini0634fc02014-06-05 11:15:29 -040061#define TPS65218_DCDC_VOLT_SEL_1100MV 0x19
Felipe Balbi8f2994b2014-12-22 16:26:14 -060062#define TPS65218_DCDC_VOLT_SEL_1200MV 0x23
63#define TPS65218_DCDC_VOLT_SEL_1260MV 0x29
Tom Rini0634fc02014-06-05 11:15:29 -040064#define TPS65218_DCDC_VOLT_SEL_1330MV 0x30
Keerthy6417a732017-06-02 15:00:31 +053065#define TPS65218_DCDC3_VOLT_SEL_1350MV 0x12
Keerthy00344c42018-05-02 15:06:31 +053066#define TPS65218_DCDC3_VOLT_SEL_1200MV 0xC
Tom Rini0634fc02014-06-05 11:15:29 -040067
Nikita Kiryanova5c71ff2016-02-19 19:19:46 +020068#define TPS65218_CC_STAT (BIT(0) | BIT(1))
69#define TPS65218_STATE (BIT(2) | BIT(3))
70#define TPS65218_PB_STATE BIT(4)
71#define TPS65218_AC_STATE BIT(5)
72#define TPS65218_EE BIT(6)
73#define TPS65218_FSEAL BIT(7)
74
75int tps65218_reg_read(uchar dest_reg, uchar *dest_val);
Tom Rini0634fc02014-06-05 11:15:29 -040076int tps65218_reg_write(uchar prot_level, uchar dest_reg, uchar dest_val,
77 uchar mask);
78int tps65218_voltage_update(uchar dc_cntrl_reg, uchar volt_sel);
Nikita Kiryanova5c71ff2016-02-19 19:19:46 +020079int tps65218_toggle_fseal(void);
80int tps65218_lock_fseal(void);
Tom Rini60d2f6f2014-06-23 16:06:29 -040081int power_tps65218_init(unsigned char bus);
Tom Rini0634fc02014-06-05 11:15:29 -040082#endif /* __POWER_TPS65218_H__ */