blob: 63fc7b343f8ccec3ef910f9b103ae95f34eac9f8 [file] [log] [blame]
Tom Rini0634fc02014-06-05 11:15:29 -04001/*
2 * (C) Copyright 2014
3 * Texas Instruments, <www.ti.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __POWER_TPS65218_H__
9#define __POWER_TPS65218_H__
10
11/* I2C chip address */
12#define TPS65218_CHIP_PM 0x24
13
14/* Registers */
15enum {
16 TPS65218_CHIPID = 0x00,
17 TPS65218_INT1,
18 TPS65218_INT2,
19 TPS65218_INT_MASK1,
20 TPS65218_INT_MASK2,
21 TPS65218_STATUS,
22 TPS65218_CONTROL,
23 TPS65218_FLAG,
24 TPS65218_PASSWORD = 0x10,
25 TPS65218_ENABLE1,
26 TPS65218_ENABLE2,
27 TPS65218_CONFIG1,
28 TPS65218_CONFIG2,
29 TPS65218_CONFIG3,
30 TPS65218_DCDC1,
31 TPS65218_DCDC2,
32 TPS65218_DCDC3,
33 TPS65218_DCDC4,
34 TPS65218_SLEW,
35 TPS65218_LDO1,
36 TPS65218_SEQ1 = 0x20,
37 TPS65218_SEQ2,
38 TPS65218_SEQ3,
39 TPS65218_SEQ4,
40 TPS65218_SEQ5,
41 TPS65218_SEQ6,
42 TPS65218_SEQ7,
43 TPS65218_PMIC_NUM_OF_REGS,
44};
45
46#define TPS65218_PROT_LEVEL_NONE 0x00
47#define TPS65218_PROT_LEVEL_1 0x01
48#define TPS65218_PROT_LEVEL_2 0x02
49
50#define TPS65218_PASSWORD_LOCK_FOR_WRITE 0x00
51#define TPS65218_PASSWORD_UNLOCK 0x7D
52
53#define TPS65218_DCDC_GO 0x80
54
55#define TPS65218_MASK_ALL_BITS 0xFF
56
Felipe Balbi8f2994b2014-12-22 16:26:14 -060057#define TPS65218_DCDC_VOLT_SEL_0950MV 0x0a
Tom Rini0634fc02014-06-05 11:15:29 -040058#define TPS65218_DCDC_VOLT_SEL_1100MV 0x19
Felipe Balbi8f2994b2014-12-22 16:26:14 -060059#define TPS65218_DCDC_VOLT_SEL_1200MV 0x23
60#define TPS65218_DCDC_VOLT_SEL_1260MV 0x29
Tom Rini0634fc02014-06-05 11:15:29 -040061#define TPS65218_DCDC_VOLT_SEL_1330MV 0x30
62
63int tps65218_reg_write(uchar prot_level, uchar dest_reg, uchar dest_val,
64 uchar mask);
65int tps65218_voltage_update(uchar dc_cntrl_reg, uchar volt_sel);
Tom Rini60d2f6f2014-06-23 16:06:29 -040066int power_tps65218_init(unsigned char bus);
Tom Rini0634fc02014-06-05 11:15:29 -040067#endif /* __POWER_TPS65218_H__ */