blob: e12b101333920a83e26a7d4b318e1946361afe60 [file] [log] [blame]
Paul Kocialkowski3dee0002015-07-20 15:17:11 +02001/*
Paul Kocialkowski4db92762016-02-07 16:50:50 +01002 * LG Optimus Black codename sniper config
Paul Kocialkowski3dee0002015-07-20 15:17:11 +02003 *
4 * Copyright (C) 2015 Paul Kocialkowski <contact@paulk.fr>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#include <asm/arch/cpu.h>
13#include <asm/arch/omap.h>
14
15/*
16 * CPU
17 */
18
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020019#define CONFIG_ARM_ARCH_CP15_ERRATA
20#define CONFIG_ARM_ERRATA_454179
21#define CONFIG_ARM_ERRATA_430973
22#define CONFIG_ARM_ERRATA_621766
23
24/*
25 * Platform
26 */
27
28#define CONFIG_OMAP
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020029
30/*
31 * Board
32 */
33
Paul Kocialkowski248b7912015-07-20 15:17:12 +020034#define CONFIG_MISC_INIT_R
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020035
36/*
37 * Clocks
38 */
39
40#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
41#define CONFIG_SYS_PTV 2
42
43#define V_NS16550_CLK 48000000
44#define V_OSCK 26000000
45#define V_SCLK (V_OSCK >> 1)
46
47/*
48 * DRAM
49 */
50
51#define CONFIG_SDRC
52#define CONFIG_NR_DRAM_BANKS 2
53#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
54#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
55
56/*
57 * Memory
58 */
59
60#define CONFIG_SYS_TEXT_BASE 0x80100000
Paul Kocialkowskid90f8832016-02-26 13:18:47 +010061#define CONFIG_SYS_SDRAM_BASE 0x80000000
62#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020063 GENERATED_GBL_DATA_SIZE)
64
65#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
66
67/*
68 * GPIO
69 */
70
71#define CONFIG_OMAP_GPIO
72#define CONFIG_OMAP3_GPIO_2
73#define CONFIG_OMAP3_GPIO_3
74#define CONFIG_OMAP3_GPIO_4
75#define CONFIG_OMAP3_GPIO_5
76#define CONFIG_OMAP3_GPIO_6
77
78/*
79 * I2C
80 */
81
82#define CONFIG_SYS_I2C
83#define CONFIG_SYS_OMAP24_I2C_SPEED 400000
84#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
85#define CONFIG_SYS_I2C_OMAP34XX
86#define CONFIG_I2C_MULTI_BUS
87
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020088/*
89 * Flash
90 */
91
92#define CONFIG_SYS_NO_FLASH
93
94/*
95 * MMC
96 */
97
Paul Kocialkowski3dee0002015-07-20 15:17:11 +020098#define CONFIG_MMC
Paul Kocialkowskid90f8832016-02-26 13:18:47 +010099#define CONFIG_GENERIC_MMC
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200100#define CONFIG_OMAP_HSMMC
101
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200102/*
103 * Power
104 */
105
106#define CONFIG_TWL4030_POWER
107
108/*
109 * Input
110 */
111
112#define CONFIG_TWL4030_INPUT
113
114/*
115 * Partitions
116 */
117
118#define CONFIG_PARTITION_UUIDS
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200119#define CONFIG_CMD_PART
120
121/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200122 * SPL
123 */
124
125#define CONFIG_SPL_FRAMEWORK
126
127#define CONFIG_SPL_TEXT_BASE 0x40200000
Tom Rinicfff4aa2016-08-26 13:30:43 -0400128#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
129 CONFIG_SPL_TEXT_BASE)
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200130#define CONFIG_SPL_BSS_START_ADDR 0x80000000
131#define CONFIG_SPL_BSS_MAX_SIZE (512 * 1024)
132#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
133#define CONFIG_SYS_SPL_MALLOC_SIZE (1024 * 1024)
134#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
135
Tom Rini28eec372016-11-07 21:34:54 -0500136#define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds"
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200137#define CONFIG_SPL_BOARD_INIT
138
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200139#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION 2
140
141#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
142#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
143
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200144#define CONFIG_AUTO_COMPLETE
145
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200146#define CONFIG_SYS_LONGHELP
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200147
148#define CONFIG_SYS_MAXARGS 16
149#define CONFIG_SYS_CBSIZE 512
150#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
151 + 16)
152
153/*
154 * Serial
155 */
156
Thomas Chou00ad1f02015-11-19 21:48:13 +0800157#ifdef CONFIG_SPL_BUILD
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200158#define CONFIG_SYS_NS16550_SERIAL
159#define CONFIG_SYS_NS16550_REG_SIZE (-4)
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200160#endif
161
Thomas Chou52ac4432015-11-19 21:48:12 +0800162#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200163#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
164#define CONFIG_CONS_INDEX 3
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200165
166#define CONFIG_BAUDRATE 115200
167#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, \
168 115200 }
169
170/*
Paul Kocialkowski46f99102015-07-20 15:17:15 +0200171 * USB gadget
172 */
173
174#define CONFIG_USB_MUSB_PIO_ONLY
175#define CONFIG_USB_MUSB_OMAP2PLUS
176#define CONFIG_TWL4030_USB
177
Paul Kocialkowski46f99102015-07-20 15:17:15 +0200178/*
Paul Kocialkowski46f99102015-07-20 15:17:15 +0200179 * Fastboot
180 */
181
182#define CONFIG_USB_FUNCTION_FASTBOOT
183
184#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
185#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
186
187#define CONFIG_FASTBOOT_FLASH
188#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
189
190#define CONFIG_CMD_FASTBOOT
191
192/*
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200193 * Environment
194 */
195
196#define CONFIG_ENV_SIZE (128 * 1024)
197#define CONFIG_ENV_IS_NOWHERE
198
199#define CONFIG_ENV_OVERWRITE
200
201#define CONFIG_EXTRA_ENV_SETTINGS \
202 "kernel_addr_r=0x82000000\0" \
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100203 "loadaddr=0x82000000\0" \
204 "fdt_addr_r=0x88000000\0" \
205 "fdtaddr=0x88000000\0" \
206 "ramdisk_addr_r=0x88080000\0" \
207 "pxefile_addr_r=0x80100000\0" \
208 "scriptaddr=0x80000000\0" \
209 "bootm_size=0x10000000\0" \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200210 "boot_mmc_dev=0\0" \
211 "kernel_mmc_part=3\0" \
212 "recovery_mmc_part=4\0" \
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100213 "fdtfile=omap3-sniper.dtb\0" \
214 "bootfile=/boot/extlinux/extlinux.conf\0" \
Paul Kocialkowskic6b6c7f2016-03-29 14:16:21 +0200215 "bootargs=console=ttyO2,115200 vram=5M,0x9FA00000 omapfb.vram=0:5M\0"
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200216
217/*
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100218 * ATAGs
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200219 */
220
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200221#define CONFIG_SETUP_MEMORY_TAGS
222#define CONFIG_CMDLINE_TAG
223#define CONFIG_INITRD_TAG
224#define CONFIG_REVISION_TAG
Paul Kocialkowskic29a72f2015-07-20 15:17:14 +0200225#define CONFIG_SERIAL_TAG
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200226
227/*
228 * Boot
229 */
230
231#define CONFIG_SYS_LOAD_ADDR 0x82000000
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200232
233#define CONFIG_ANDROID_BOOT_IMAGE
234
235#define CONFIG_BOOTCOMMAND \
236 "setenv boot_mmc_part ${kernel_mmc_part}; " \
Paul Kocialkowski248b7912015-07-20 15:17:12 +0200237 "if test reboot-${reboot-mode} = reboot-r; then " \
238 "echo recovery; setenv boot_mmc_part ${recovery_mmc_part}; fi; " \
Paul Kocialkowski46f99102015-07-20 15:17:15 +0200239 "if test reboot-${reboot-mode} = reboot-b; then " \
240 "echo fastboot; fastboot 0; fi; " \
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200241 "part start mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_start; " \
242 "part size mmc ${boot_mmc_dev} ${boot_mmc_part} boot_mmc_size; " \
243 "mmc dev ${boot_mmc_dev}; " \
244 "mmc read ${kernel_addr_r} ${boot_mmc_start} ${boot_mmc_size} && " \
245 "bootm ${kernel_addr_r};"
246
247/*
248 * Defaults
249 */
250
251#include <config_defaults.h>
Paul Kocialkowskida4ec912015-12-23 11:28:29 +0100252#include <config_distro_defaults.h>
Paul Kocialkowski3dee0002015-07-20 15:17:11 +0200253
254#endif