blob: 3c5c00ae6b7e28e5655bb235522c12406f6e79a2 [file] [log] [blame]
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +09001/*
2 * include/configs/gose.h
3 *
4 * Copyright (C) 2014 Renesas Electronics Corporation
5 *
6 * SPDX-License-Identifier: GPL-2.0
7 */
8
9#ifndef __GOSE_H
10#define __GOSE_H
11
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090012#include "rcar-gen2-common.h"
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090013
Marek Vasut2d6dabc2018-04-23 20:24:10 +020014#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
15#define STACK_AREA_SIZE 0x00100000
16#define LOW_LEVEL_MERAM_STACK \
17 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090018
19/* MEMORY */
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090020#define RCAR_GEN2_SDRAM_BASE 0x40000000
Marek Vasut2d6dabc2018-04-23 20:24:10 +020021#define RCAR_GEN2_SDRAM_SIZE (1048u * 1024 * 1024)
22#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512u * 1024 * 1024)
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090023
Nobuhiro Iwamatsueef1f232014-11-06 15:42:24 +090024/* SH Ether */
Nobuhiro Iwamatsueef1f232014-11-06 15:42:24 +090025#define CONFIG_SH_ETHER_USE_PORT 0
26#define CONFIG_SH_ETHER_PHY_ADDR 0x1
27#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
28#define CONFIG_SH_ETHER_CACHE_WRITEBACK
29#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Marek Vasut2d6dabc2018-04-23 20:24:10 +020030#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Nobuhiro Iwamatsueef1f232014-11-06 15:42:24 +090031#define CONFIG_BITBANGMII
32#define CONFIG_BITBANGMII_MULTI
Nobuhiro Iwamatsueef1f232014-11-06 15:42:24 +090033
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090034/* Board Clock */
35#define RMOBILE_XTAL_CLK 20000000u
36#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
37#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090038
Marek Vasut2d6dabc2018-04-23 20:24:10 +020039#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsu87adc0a2014-11-06 15:42:25 +090040
Marek Vasut2d6dabc2018-04-23 20:24:10 +020041#define CONFIG_EXTRA_ENV_SETTINGS \
42 "fdt_high=0xffffffff\0" \
43 "initrd_high=0xffffffff\0"
Nobuhiro Iwamatsue02f1742014-12-02 16:52:24 +090044
Marek Vasut2d6dabc2018-04-23 20:24:10 +020045/* SPL support */
46#define CONFIG_SPL_TEXT_BASE 0xe6300000
47#define CONFIG_SPL_STACK 0xe6340000
48#define CONFIG_SPL_MAX_SIZE 0x4000
49#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x140000
50#ifdef CONFIG_SPL_BUILD
51#define CONFIG_CONS_SCIF0
52#define CONFIG_SH_SCIF_CLK_FREQ 65000000
53#endif
Nobuhiro Iwamatsu161af502014-11-12 11:29:39 +090054
Nobuhiro Iwamatsu7e405632014-11-06 15:39:28 +090055#endif /* __GOSE_H */