blob: 2e48ea0f8aadfee270f8f10c71e9dc7932d7f3b7 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Mingkai Hud2396512016-09-07 18:47:28 +08002/*
3 * Copyright 2016 Freescale Semiconductor
Yangbo Lubb32e682021-06-03 10:51:19 +08004 * Copyright 2019-2021 NXP
Mingkai Hud2396512016-09-07 18:47:28 +08005 */
6
7#ifndef __LS1046A_COMMON_H
8#define __LS1046A_COMMON_H
9
Sumit Gargc064fc72017-03-30 09:53:13 +053010/* SPL build */
11#ifdef CONFIG_SPL_BUILD
12#define SPL_NO_QBMAN
13#define SPL_NO_FMAN
14#define SPL_NO_ENV
15#define SPL_NO_MISC
16#define SPL_NO_QSPI
17#define SPL_NO_USB
18#define SPL_NO_SATA
19#endif
York Sun3e512d82018-06-26 14:48:29 -070020#if defined(CONFIG_SPL_BUILD) && \
21 (defined(CONFIG_NAND_BOOT) || defined(CONFIG_QSPI_BOOT))
Sumit Gargc064fc72017-03-30 09:53:13 +053022#define SPL_NO_MMC
23#endif
York Sunc5c8e1e2018-06-08 16:37:27 -070024#if defined(CONFIG_SPL_BUILD) && \
York Sunc5c8e1e2018-06-08 16:37:27 -070025 !defined(CONFIG_SPL_FSL_LS_PPA)
Sumit Gargc064fc72017-03-30 09:53:13 +053026#define SPL_NO_IFC
27#endif
28
Mingkai Hud2396512016-09-07 18:47:28 +080029#include <asm/arch/config.h>
Bharat Bhushanc882dd72017-03-22 12:06:28 +053030#include <asm/arch/stream_id_lsch2.h>
Mingkai Hud2396512016-09-07 18:47:28 +080031
32/* Link Definitions */
Mingkai Hud2396512016-09-07 18:47:28 +080033
Mingkai Hud2396512016-09-07 18:47:28 +080034#define CONFIG_VERY_BIG_RAM
35#define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000
36#define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
37#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
38#define CONFIG_SYS_DDR_BLOCK2_BASE 0x880000000ULL
39
Michael Wallef056e0f2020-06-01 21:53:26 +020040#define CPU_RELEASE_ADDR secondary_boot_addr
Mingkai Hud2396512016-09-07 18:47:28 +080041
Mingkai Hud2396512016-09-07 18:47:28 +080042/* Serial Port */
Mingkai Hud2396512016-09-07 18:47:28 +080043#define CONFIG_SYS_NS16550_SERIAL
44#define CONFIG_SYS_NS16550_REG_SIZE 1
Hou Zhiqiang3f91cda2017-01-10 16:44:15 +080045#define CONFIG_SYS_NS16550_CLK (get_serial_clock())
Mingkai Hud2396512016-09-07 18:47:28 +080046
Mingkai Hud2396512016-09-07 18:47:28 +080047/* SD boot SPL */
48#ifdef CONFIG_SD_BOOT
Udit Agarwal22ec2382019-11-07 16:11:32 +000049#ifdef CONFIG_NXP_ESBC
Ruchika Gupta0009c8f2017-04-17 18:07:19 +053050#define CONFIG_U_BOOT_HDR_SIZE (16 << 10)
51/*
52 * HDR would be appended at end of image and copied to DDR along
53 * with U-Boot image. Here u-boot max. size is 512K. So if binary
54 * size increases then increase this size in case of secure boot as
55 * it uses raw u-boot image instead of fit image.
56 */
57#define CONFIG_SYS_MONITOR_LEN (0x100000 + CONFIG_U_BOOT_HDR_SIZE)
58#else
59#define CONFIG_SYS_MONITOR_LEN 0x100000
Udit Agarwal22ec2382019-11-07 16:11:32 +000060#endif /* ifdef CONFIG_NXP_ESBC */
Mingkai Hud2396512016-09-07 18:47:28 +080061#endif
62
York Sun3e512d82018-06-26 14:48:29 -070063#if defined(CONFIG_QSPI_BOOT) && defined(CONFIG_SPL)
York Sun3e512d82018-06-26 14:48:29 -070064#define CONFIG_SYS_MONITOR_LEN 0x100000
York Sun3e512d82018-06-26 14:48:29 -070065#endif
66
Shaohui Xie085ac1c2016-09-07 17:56:14 +080067/* NAND SPL */
68#ifdef CONFIG_NAND_BOOT
Shaohui Xie085ac1c2016-09-07 17:56:14 +080069#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
70#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
71
Shaohui Xie085ac1c2016-09-07 17:56:14 +080072#define CONFIG_SYS_MONITOR_LEN 0xa0000
73#endif
74
Biwen Li479b9bd2021-02-05 19:02:01 +080075/* GPIO */
Biwen Li479b9bd2021-02-05 19:02:01 +080076
Mingkai Hud2396512016-09-07 18:47:28 +080077/* I2C */
Mingkai Hud2396512016-09-07 18:47:28 +080078
Yuantian Tangd24716d2018-01-03 15:53:09 +080079/* SATA */
80#ifndef SPL_NO_SATA
Yuantian Tangd24716d2018-01-03 15:53:09 +080081#define CONFIG_SYS_SATA AHCI_BASE_ADDR
Yuantian Tangd24716d2018-01-03 15:53:09 +080082#endif
83
Mingkai Hud2396512016-09-07 18:47:28 +080084/* FMan ucode */
Sumit Gargc064fc72017-03-30 09:53:13 +053085#ifndef SPL_NO_FMAN
Mingkai Hud2396512016-09-07 18:47:28 +080086#define CONFIG_SYS_DPAA_FMAN
87#ifdef CONFIG_SYS_DPAA_FMAN
88#define CONFIG_SYS_FM_MURAM_SIZE 0x60000
Sumit Gargc064fc72017-03-30 09:53:13 +053089#endif
Mingkai Hud2396512016-09-07 18:47:28 +080090#define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH)
91#endif
92
93/* Miscellaneous configurable options */
Mingkai Hud2396512016-09-07 18:47:28 +080094
95#define CONFIG_HWCONFIG
96#define HWCONFIG_BUFFER_SIZE 128
97
Qianyu Gong6264ab62017-06-15 11:10:09 +080098#define BOOT_TARGET_DEVICES(func) \
Yuantian Tangd24716d2018-01-03 15:53:09 +080099 func(SCSI, scsi, 0) \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800100 func(MMC, mmc, 0) \
Mian Yousaf Kaukabe1721582019-01-29 16:38:37 +0100101 func(USB, usb, 0) \
102 func(DHCP, dhcp, na)
Qianyu Gong6264ab62017-06-15 11:10:09 +0800103#include <config_distro_bootcmd.h>
Qianyu Gong6264ab62017-06-15 11:10:09 +0800104
Vabhav Sharma51641912019-06-06 12:35:28 +0000105#if defined(CONFIG_TARGET_LS1046AFRWY)
106#define LS1046A_BOOT_SRC_AND_HDR\
107 "boot_scripts=ls1046afrwy_boot.scr\0" \
108 "boot_script_hdr=hdr_ls1046afrwy_bs.out\0"
Biwen Li88dd2e82020-04-20 18:29:06 +0800109#elif defined(CONFIG_TARGET_LS1046AQDS)
110#define LS1046A_BOOT_SRC_AND_HDR\
111 "boot_scripts=ls1046aqds_boot.scr\0" \
112 "boot_script_hdr=hdr_ls1046aqds_bs.out\0"
Vabhav Sharma51641912019-06-06 12:35:28 +0000113#else
114#define LS1046A_BOOT_SRC_AND_HDR\
115 "boot_scripts=ls1046ardb_boot.scr\0" \
116 "boot_script_hdr=hdr_ls1046ardb_bs.out\0"
117#endif
Sumit Gargc064fc72017-03-30 09:53:13 +0530118#ifndef SPL_NO_MISC
Mingkai Hud2396512016-09-07 18:47:28 +0800119/* Initial environment variables */
120#define CONFIG_EXTRA_ENV_SETTINGS \
121 "hwconfig=fsl_ddr:bank_intlv=auto\0" \
Mingkai Hud2396512016-09-07 18:47:28 +0800122 "ramdisk_addr=0x800000\0" \
123 "ramdisk_size=0x2000000\0" \
Yuantian Tange1786d32020-02-19 17:02:22 +0800124 "bootm_size=0x10000000\0" \
Biwen Li88dd2e82020-04-20 18:29:06 +0800125 "kernel_addr=0x61000000\0" \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800126 "scriptaddr=0x80000000\0" \
Sumit Garg860a3bd2017-06-06 20:50:29 +0530127 "scripthdraddr=0x80080000\0" \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800128 "fdtheader_addr_r=0x80100000\0" \
129 "kernelheader_addr_r=0x80200000\0" \
130 "load_addr=0xa0000000\0" \
Sumit Garg860a3bd2017-06-06 20:50:29 +0530131 "kernel_addr_r=0x81000000\0" \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800132 "fdt_addr_r=0x90000000\0" \
133 "ramdisk_addr_r=0xa0000000\0" \
Mingkai Hud2396512016-09-07 18:47:28 +0800134 "kernel_start=0x1000000\0" \
Priyanka Singha83b8db2020-01-22 10:29:46 +0000135 "kernelheader_start=0x600000\0" \
Mingkai Hud2396512016-09-07 18:47:28 +0800136 "kernel_load=0xa0000000\0" \
137 "kernel_size=0x2800000\0" \
Vinitha Pillai-B572230c6e10a2017-11-22 10:38:35 +0530138 "kernelheader_size=0x40000\0" \
Shengzhou Liu47e7e032017-11-09 17:57:56 +0800139 "kernel_addr_sd=0x8000\0" \
140 "kernel_size_sd=0x14000\0" \
Priyanka Singha83b8db2020-01-22 10:29:46 +0000141 "kernelhdr_addr_sd=0x3000\0" \
Vinitha Pillai-B572230c6e10a2017-11-22 10:38:35 +0530142 "kernelhdr_size_sd=0x10\0" \
Mingkai Hud2396512016-09-07 18:47:28 +0800143 "console=ttyS0,115200\0" \
Tom Rini5ad8e112017-10-22 17:55:07 -0400144 CONFIG_MTDPARTS_DEFAULT "\0" \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800145 BOOTENV \
Vabhav Sharma51641912019-06-06 12:35:28 +0000146 LS1046A_BOOT_SRC_AND_HDR \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800147 "scan_dev_for_boot_part=" \
148 "part list ${devtype} ${devnum} devplist; " \
149 "env exists devplist || setenv devplist 1; " \
150 "for distro_bootpart in ${devplist}; do " \
151 "if fstype ${devtype} " \
152 "${devnum}:${distro_bootpart} " \
153 "bootfstype; then " \
154 "run scan_dev_for_boot; " \
155 "fi; " \
156 "done\0" \
Sumit Garg860a3bd2017-06-06 20:50:29 +0530157 "boot_a_script=" \
158 "load ${devtype} ${devnum}:${distro_bootpart} " \
159 "${scriptaddr} ${prefix}${script}; " \
160 "env exists secureboot && load ${devtype} " \
161 "${devnum}:${distro_bootpart} " \
Vinitha V Pillai25355ec2019-04-23 05:52:17 +0000162 "${scripthdraddr} ${prefix}${boot_script_hdr}; " \
163 "env exists secureboot " \
164 "&& esbc_validate ${scripthdraddr};" \
Sumit Garg860a3bd2017-06-06 20:50:29 +0530165 "source ${scriptaddr}\0" \
Qianyu Gong6264ab62017-06-15 11:10:09 +0800166 "qspi_bootcmd=echo Trying load from qspi..;" \
167 "sf probe && sf read $load_addr " \
Vinitha Pillai-B572230c6e10a2017-11-22 10:38:35 +0530168 "$kernel_start $kernel_size; env exists secureboot " \
169 "&& sf read $kernelheader_addr_r $kernelheader_start " \
170 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
171 "bootm $load_addr#$board\0" \
Biwen Li88dd2e82020-04-20 18:29:06 +0800172 "nand_bootcmd=echo Trying load from nand..;" \
173 "nand info; nand read $load_addr " \
174 "$kernel_start $kernel_size; env exists secureboot " \
175 "&& nand read $kernelheader_addr_r $kernelheader_start " \
176 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
177 "bootm $load_addr#$board\0" \
178 "nor_bootcmd=echo Trying load from nor..;" \
179 "cp.b $kernel_addr $load_addr " \
180 "$kernel_size; env exists secureboot " \
181 "&& cp.b $kernelheader_addr $kernelheader_addr_r " \
182 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; " \
183 "bootm $load_addr#$board\0" \
Shengzhou Liu47e7e032017-11-09 17:57:56 +0800184 "sd_bootcmd=echo Trying load from SD ..;" \
185 "mmcinfo; mmc read $load_addr " \
186 "$kernel_addr_sd $kernel_size_sd && " \
Vinitha Pillai-B572230c6e10a2017-11-22 10:38:35 +0530187 "env exists secureboot && mmc read $kernelheader_addr_r " \
188 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
189 " && esbc_validate ${kernelheader_addr_r};" \
Shengzhou Liu47e7e032017-11-09 17:57:56 +0800190 "bootm $load_addr#$board\0"
Qianyu Gong6264ab62017-06-15 11:10:09 +0800191
Sumit Gargc064fc72017-03-30 09:53:13 +0530192#endif
193
Simon Glass89e0a3a2017-05-17 08:23:10 -0600194#include <asm/arch/soc.h>
195
Mingkai Hud2396512016-09-07 18:47:28 +0800196#endif /* __LS1046A_COMMON_H */