blob: e0a7c661270ed8d7ce9e5aa89a7e16b060c6dd94 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01002/*
3 * Copyright (C) 2010-2013 Freescale Semiconductor, Inc.
4 * Copyright (C) 2013, Boundary Devices <info@boundarydevices.com>
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +01005 * Copyright (C) 2014-2019, Toradex AG
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01006 * copied from nitrogen6x
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01007 */
8
Tom Rinidec7ea02024-05-20 13:35:03 -06009#include <config.h>
Simon Glassafb02152019-12-28 10:45:01 -070010#include <cpu_func.h>
Simon Glass11c89f32017-05-17 17:18:03 -060011#include <dm.h>
Simon Glass2dc9c342020-05-10 11:40:01 -060012#include <image.h>
Simon Glassa7b51302019-11-14 12:57:46 -070013#include <init.h>
Simon Glass274e0b02020-05-10 11:39:56 -060014#include <net.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060015#include <asm/global_data.h>
Simon Glass4dcacfc2020-05-10 11:40:13 -060016#include <linux/bitops.h>
Simon Glassdbd79542020-05-10 11:40:11 -060017#include <linux/delay.h>
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +010018
Marcel Ziswilerd8f78382019-02-08 18:12:14 +010019#include <ahci.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010020#include <asm/arch/clock.h>
21#include <asm/arch/crm_regs.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010022#include <asm/arch/imx-regs.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010023#include <asm/arch/mx6-ddr.h>
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +010024#include <asm/arch/mx6-pins.h>
25#include <asm/arch/mxc_hdmi.h>
26#include <asm/arch/sys_proto.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010027#include <asm/bootm.h>
28#include <asm/gpio.h>
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +010029#include <asm/mach-imx/boot_mode.h>
Stefano Babic33731bc2017-06-29 10:16:06 +020030#include <asm/mach-imx/iomux-v3.h>
Stefano Babic33731bc2017-06-29 10:16:06 +020031#include <asm/mach-imx/sata.h>
Stefano Babic33731bc2017-06-29 10:16:06 +020032#include <asm/mach-imx/video.h>
Shiji Yangbb112342023-08-03 09:47:16 +080033#include <asm/sections.h>
Marcel Ziswilerd8f78382019-02-08 18:12:14 +010034#include <dm/device-internal.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010035#include <dm/platform_data/serial_mxc.h>
Marcel Ziswilerd8f78382019-02-08 18:12:14 +010036#include <dwc_ahsata.h>
Simon Glass5e6201b2019-08-01 09:46:51 -060037#include <env.h>
Yangbo Lu73340382019-06-21 11:42:28 +080038#include <fsl_esdhc_imx.h>
Ernest Van Hoeckec887db12025-03-07 11:34:13 +010039#include <i2c.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010040#include <imx_thermal.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010041#include <micrel.h>
42#include <miiphy.h>
43#include <netdev.h>
44
45#include "../common/tdx-cfg-block.h"
46#ifdef CONFIG_TDX_CMD_IMX_MFGR
47#include "pf0100.h"
48#endif
49
50DECLARE_GLOBAL_DATA_PTR;
51
52#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
53 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
54 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
55
56#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
Max Krummenacherb685d202019-02-08 18:12:19 +010057 PAD_CTL_SPEED_LOW | PAD_CTL_DSE_40ohm | \
58 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
59
60#define USDHC_EMMC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010061 PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
62 PAD_CTL_SRE_FAST | PAD_CTL_HYS)
63
64#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
65 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
66
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010067#define WEAK_PULLUP (PAD_CTL_PUS_100K_UP | \
68 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
69 PAD_CTL_SRE_SLOW)
70
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010071#define WEAK_PULLDOWN (PAD_CTL_PUS_100K_DOWN | \
72 PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
73 PAD_CTL_HYS | PAD_CTL_SRE_SLOW)
74
75#define TRISTATE (PAD_CTL_HYS | PAD_CTL_SPEED_MED)
76
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010077#define OUTPUT_RGB (PAD_CTL_SPEED_MED|PAD_CTL_DSE_60ohm|PAD_CTL_SRE_FAST)
78
Marcel Ziswilerd8f78382019-02-08 18:12:14 +010079#define APALIS_IMX6_SATA_INIT_RETRIES 10
80
Ernest Van Hoeckec887db12025-03-07 11:34:13 +010081#define I2C_PWR 1
82
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010083int dram_init(void)
84{
85 /* use the DDR controllers configured size */
Tom Rinibb4dd962022-11-16 13:10:37 -050086 gd->ram_size = get_ram_size((void *)CFG_SYS_SDRAM_BASE,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +010087 (ulong)imx_ddr_size());
88
89 return 0;
90}
91
92/* Apalis UART1 */
93iomux_v3_cfg_t const uart1_pads_dce[] = {
94 MX6_PAD_CSI0_DAT10__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
95 MX6_PAD_CSI0_DAT11__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
96};
97iomux_v3_cfg_t const uart1_pads_dte[] = {
98 MX6_PAD_CSI0_DAT10__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
99 MX6_PAD_CSI0_DAT11__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
100};
101
Simon Glass49c24a82024-09-29 19:49:47 -0600102#if defined(CONFIG_FSL_ESDHC_IMX) && defined(CONFIG_XPL_BUILD)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100103/* Apalis MMC1 */
104iomux_v3_cfg_t const usdhc1_pads[] = {
105 MX6_PAD_SD1_CLK__SD1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
106 MX6_PAD_SD1_CMD__SD1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
107 MX6_PAD_SD1_DAT0__SD1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
108 MX6_PAD_SD1_DAT1__SD1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
109 MX6_PAD_SD1_DAT2__SD1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
110 MX6_PAD_SD1_DAT3__SD1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
111 MX6_PAD_NANDF_D0__SD1_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
112 MX6_PAD_NANDF_D1__SD1_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
113 MX6_PAD_NANDF_D2__SD1_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
114 MX6_PAD_NANDF_D3__SD1_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
115 MX6_PAD_DI0_PIN4__GPIO4_IO20 | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
116# define GPIO_MMC_CD IMX_GPIO_NR(4, 20)
117};
118
119/* Apalis SD1 */
120iomux_v3_cfg_t const usdhc2_pads[] = {
121 MX6_PAD_SD2_CLK__SD2_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL),
122 MX6_PAD_SD2_CMD__SD2_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL),
123 MX6_PAD_SD2_DAT0__SD2_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
124 MX6_PAD_SD2_DAT1__SD2_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
125 MX6_PAD_SD2_DAT2__SD2_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
126 MX6_PAD_SD2_DAT3__SD2_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
127 MX6_PAD_NANDF_CS1__GPIO6_IO14 | MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
128# define GPIO_SD_CD IMX_GPIO_NR(6, 14)
129};
130
131/* eMMC */
132iomux_v3_cfg_t const usdhc3_pads[] = {
Max Krummenacherb685d202019-02-08 18:12:19 +0100133 MX6_PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
134 MX6_PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
135 MX6_PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
136 MX6_PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
137 MX6_PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
138 MX6_PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
139 MX6_PAD_SD3_DAT4__SD3_DATA4 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
140 MX6_PAD_SD3_DAT5__SD3_DATA5 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
141 MX6_PAD_SD3_DAT6__SD3_DATA6 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
142 MX6_PAD_SD3_DAT7__SD3_DATA7 | MUX_PAD_CTRL(USDHC_EMMC_PAD_CTRL),
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100143 MX6_PAD_SD3_RST__GPIO7_IO08 | MUX_PAD_CTRL(WEAK_PULLUP) | MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100144};
Simon Glass49c24a82024-09-29 19:49:47 -0600145#endif /* CONFIG_FSL_ESDHC_IMX & CONFIG_XPL_BUILD */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100146
147int mx6_rgmii_rework(struct phy_device *phydev)
148{
Philippe Schenker2242ad52020-03-11 11:59:26 +0100149 int tmp;
150
151 switch (ksz9xx1_phy_get_id(phydev) & MII_KSZ9x31_SILICON_REV_MASK) {
152 case PHY_ID_KSZ9131:
153 /* read rxc dll control - devaddr = 0x02, register = 0x4c */
154 tmp = ksz9031_phy_extended_read(phydev, 0x02,
155 MII_KSZ9131_EXT_RGMII_2NS_SKEW_RXDLL,
156 MII_KSZ9031_MOD_DATA_NO_POST_INC);
157 /* disable rxdll bypass (enable 2ns skew delay on RXC) */
158 tmp &= ~MII_KSZ9131_RXTXDLL_BYPASS;
159 /* rxc data pad skew 2ns - devaddr = 0x02, register = 0x4c */
160 ksz9031_phy_extended_write(phydev, 0x02,
161 MII_KSZ9131_EXT_RGMII_2NS_SKEW_RXDLL,
162 MII_KSZ9031_MOD_DATA_NO_POST_INC,
163 tmp);
164 /* read txc dll control - devaddr = 0x02, register = 0x4d */
165 tmp = ksz9031_phy_extended_read(phydev, 0x02,
166 MII_KSZ9131_EXT_RGMII_2NS_SKEW_TXDLL,
167 MII_KSZ9031_MOD_DATA_NO_POST_INC);
168 /* disable rxdll bypass (enable 2ns skew delay on TXC) */
169 tmp &= ~MII_KSZ9131_RXTXDLL_BYPASS;
170 /* txc data pad skew 2ns - devaddr = 0x02, register = 0x4d */
171 ksz9031_phy_extended_write(phydev, 0x02,
172 MII_KSZ9131_EXT_RGMII_2NS_SKEW_TXDLL,
173 MII_KSZ9031_MOD_DATA_NO_POST_INC,
174 tmp);
175
176 /* control data pad skew - devaddr = 0x02, register = 0x04 */
177 ksz9031_phy_extended_write(phydev, 0x02,
178 MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW,
179 MII_KSZ9031_MOD_DATA_NO_POST_INC,
180 0x007d);
181 /* rx data pad skew - devaddr = 0x02, register = 0x05 */
182 ksz9031_phy_extended_write(phydev, 0x02,
183 MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW,
184 MII_KSZ9031_MOD_DATA_NO_POST_INC,
185 0x7777);
186 /* tx data pad skew - devaddr = 0x02, register = 0x05 */
187 ksz9031_phy_extended_write(phydev, 0x02,
188 MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW,
189 MII_KSZ9031_MOD_DATA_NO_POST_INC,
190 0xdddd);
191 /* gtx and rx clock pad skew - devaddr = 0x02,register = 0x08 */
192 ksz9031_phy_extended_write(phydev, 0x02,
193 MII_KSZ9031_EXT_RGMII_CLOCK_SKEW,
194 MII_KSZ9031_MOD_DATA_NO_POST_INC,
195 0x0007);
196 break;
197 case PHY_ID_KSZ9031:
198 default:
199 /* control data pad skew - devaddr = 0x02, register = 0x04 */
200 ksz9031_phy_extended_write(phydev, 0x02,
201 MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW,
202 MII_KSZ9031_MOD_DATA_NO_POST_INC,
203 0x0000);
204 /* rx data pad skew - devaddr = 0x02, register = 0x05 */
205 ksz9031_phy_extended_write(phydev, 0x02,
206 MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW,
207 MII_KSZ9031_MOD_DATA_NO_POST_INC,
208 0x0000);
209 /* tx data pad skew - devaddr = 0x02, register = 0x05 */
210 ksz9031_phy_extended_write(phydev, 0x02,
211 MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW,
212 MII_KSZ9031_MOD_DATA_NO_POST_INC,
213 0x0000);
214 /* gtx and rx clock pad skew - devaddr = 0x02,register = 0x08 */
215 ksz9031_phy_extended_write(phydev, 0x02,
216 MII_KSZ9031_EXT_RGMII_CLOCK_SKEW,
217 MII_KSZ9031_MOD_DATA_NO_POST_INC,
218 0x03FF);
219 break;
220 }
221
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100222 return 0;
223}
224
225iomux_v3_cfg_t const enet_pads[] = {
226 MX6_PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL),
227 MX6_PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL),
228 MX6_PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
229 MX6_PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
230 MX6_PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
231 MX6_PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
232 MX6_PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
233 MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
234 MX6_PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL),
235 MX6_PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL),
236 MX6_PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL),
237 MX6_PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL),
238 MX6_PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL),
239 MX6_PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL),
240 MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL),
241 /* KSZ9031 PHY Reset */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100242 MX6_PAD_ENET_CRS_DV__GPIO1_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL) |
243 MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100244# define GPIO_ENET_PHY_RESET IMX_GPIO_NR(1, 25)
245};
246
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100247/* mux the Apalis GPIO pins, so they can be used from the U-Boot cmdline */
248iomux_v3_cfg_t const gpio_pads[] = {
249 /* Apalis GPIO1 - GPIO8 */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100250 MX6_PAD_NANDF_D4__GPIO2_IO04 | MUX_PAD_CTRL(WEAK_PULLUP) |
251 MUX_MODE_SION,
252 MX6_PAD_NANDF_D5__GPIO2_IO05 | MUX_PAD_CTRL(WEAK_PULLUP) |
253 MUX_MODE_SION,
254 MX6_PAD_NANDF_D6__GPIO2_IO06 | MUX_PAD_CTRL(WEAK_PULLUP) |
255 MUX_MODE_SION,
256 MX6_PAD_NANDF_D7__GPIO2_IO07 | MUX_PAD_CTRL(WEAK_PULLUP) |
257 MUX_MODE_SION,
258 MX6_PAD_NANDF_RB0__GPIO6_IO10 | MUX_PAD_CTRL(WEAK_PULLUP) |
259 MUX_MODE_SION,
260 MX6_PAD_NANDF_WP_B__GPIO6_IO09 | MUX_PAD_CTRL(WEAK_PULLUP) |
261 MUX_MODE_SION,
262 MX6_PAD_GPIO_2__GPIO1_IO02 | MUX_PAD_CTRL(WEAK_PULLDOWN) |
263 MUX_MODE_SION,
264 MX6_PAD_GPIO_6__GPIO1_IO06 | MUX_PAD_CTRL(WEAK_PULLUP) |
265 MUX_MODE_SION,
266 MX6_PAD_GPIO_4__GPIO1_IO04 | MUX_PAD_CTRL(WEAK_PULLUP) |
267 MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100268};
269
270static void setup_iomux_gpio(void)
271{
272 imx_iomux_v3_setup_multiple_pads(gpio_pads, ARRAY_SIZE(gpio_pads));
273}
274
275iomux_v3_cfg_t const usb_pads[] = {
276 /* USBH_EN */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100277 MX6_PAD_GPIO_0__GPIO1_IO00 | MUX_PAD_CTRL(NO_PAD_CTRL) | MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100278# define GPIO_USBH_EN IMX_GPIO_NR(1, 0)
279 /* USB_VBUS_DET */
280 MX6_PAD_EIM_D28__GPIO3_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL),
281# define GPIO_USB_VBUS_DET IMX_GPIO_NR(3, 28)
282 /* USBO1_ID */
283 MX6_PAD_ENET_RX_ER__USB_OTG_ID | MUX_PAD_CTRL(WEAK_PULLUP),
284 /* USBO1_EN */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100285 MX6_PAD_EIM_D22__GPIO3_IO22 | MUX_PAD_CTRL(NO_PAD_CTRL) | MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100286# define GPIO_USBO_EN IMX_GPIO_NR(3, 22)
287};
288
289/*
290 * UARTs are used in DTE mode, switch the mode on all UARTs before
291 * any pinmuxing connects a (DCE) output to a transceiver output.
292 */
Max Krummenacherbaeabe02019-02-08 18:12:21 +0100293#define UCR3 0x88 /* FIFO Control Register */
294#define UCR3_RI BIT(8) /* RIDELT DTE mode */
295#define UCR3_DCD BIT(9) /* DCDDELT DTE mode */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100296#define UFCR 0x90 /* FIFO Control Register */
Max Krummenacherbaeabe02019-02-08 18:12:21 +0100297#define UFCR_DCEDTE BIT(6) /* DCE=0 */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100298
299static void setup_dtemode_uart(void)
300{
301 setbits_le32((u32 *)(UART1_BASE + UFCR), UFCR_DCEDTE);
302 setbits_le32((u32 *)(UART2_BASE + UFCR), UFCR_DCEDTE);
303 setbits_le32((u32 *)(UART4_BASE + UFCR), UFCR_DCEDTE);
304 setbits_le32((u32 *)(UART5_BASE + UFCR), UFCR_DCEDTE);
Max Krummenacherbaeabe02019-02-08 18:12:21 +0100305
306 clrbits_le32((u32 *)(UART1_BASE + UCR3), UCR3_DCD | UCR3_RI);
307 clrbits_le32((u32 *)(UART2_BASE + UCR3), UCR3_DCD | UCR3_RI);
308 clrbits_le32((u32 *)(UART4_BASE + UCR3), UCR3_DCD | UCR3_RI);
309 clrbits_le32((u32 *)(UART5_BASE + UCR3), UCR3_DCD | UCR3_RI);
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100310}
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100311
312static void setup_iomux_dte_uart(void)
313{
314 setup_dtemode_uart();
315 imx_iomux_v3_setup_multiple_pads(uart1_pads_dte,
316 ARRAY_SIZE(uart1_pads_dte));
317}
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100318
319#ifdef CONFIG_USB_EHCI_MX6
320int board_ehci_hcd_init(int port)
321{
322 imx_iomux_v3_setup_multiple_pads(usb_pads, ARRAY_SIZE(usb_pads));
323 return 0;
324}
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100325#endif
326
Simon Glass49c24a82024-09-29 19:49:47 -0600327#if defined(CONFIG_FSL_ESDHC_IMX) && defined(CONFIG_XPL_BUILD)
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100328/* use the following sequence: eMMC, MMC1, SD1 */
Tom Rini376b88a2022-10-28 20:27:13 -0400329struct fsl_esdhc_cfg usdhc_cfg[CFG_SYS_FSL_USDHC_NUM] = {
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100330 {USDHC3_BASE_ADDR},
331 {USDHC1_BASE_ADDR},
332 {USDHC2_BASE_ADDR},
333};
334
335int board_mmc_getcd(struct mmc *mmc)
336{
337 struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
338 int ret = true; /* default: assume inserted */
339
340 switch (cfg->esdhc_base) {
341 case USDHC1_BASE_ADDR:
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100342 gpio_request(GPIO_MMC_CD, "MMC_CD");
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100343 gpio_direction_input(GPIO_MMC_CD);
344 ret = !gpio_get_value(GPIO_MMC_CD);
345 break;
346 case USDHC2_BASE_ADDR:
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100347 gpio_request(GPIO_MMC_CD, "SD_CD");
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100348 gpio_direction_input(GPIO_SD_CD);
349 ret = !gpio_get_value(GPIO_SD_CD);
350 break;
351 }
352
353 return ret;
354}
355
Masahiro Yamadaf7ed78b2020-06-26 15:13:33 +0900356int board_mmc_init(struct bd_info *bis)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100357{
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100358 struct src *psrc = (struct src *)SRC_BASE_ADDR;
359 unsigned reg = readl(&psrc->sbmr1) >> 11;
360 /*
361 * Upon reading BOOT_CFG register the following map is done:
362 * Bit 11 and 12 of BOOT_CFG register can determine the current
363 * mmc port
364 * 0x1 SD1
365 * 0x2 SD2
366 * 0x3 SD4
367 */
368
369 switch (reg & 0x3) {
370 case 0x0:
371 imx_iomux_v3_setup_multiple_pads(
372 usdhc1_pads, ARRAY_SIZE(usdhc1_pads));
373 usdhc_cfg[0].esdhc_base = USDHC1_BASE_ADDR;
374 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
375 gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
376 break;
377 case 0x1:
378 imx_iomux_v3_setup_multiple_pads(
379 usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
380 usdhc_cfg[0].esdhc_base = USDHC2_BASE_ADDR;
381 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
382 gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
383 break;
384 case 0x2:
385 imx_iomux_v3_setup_multiple_pads(
386 usdhc3_pads, ARRAY_SIZE(usdhc3_pads));
387 usdhc_cfg[0].esdhc_base = USDHC3_BASE_ADDR;
388 usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
389 gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
390 break;
391 default:
392 puts("MMC boot device not available");
393 }
394
395 return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100396}
Simon Glass49c24a82024-09-29 19:49:47 -0600397#endif /* CONFIG_FSL_ESDHC_IMX & CONFIG_XPL_BUILD */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100398
399int board_phy_config(struct phy_device *phydev)
400{
401 mx6_rgmii_rework(phydev);
402 if (phydev->drv->config)
403 phydev->drv->config(phydev);
404
405 return 0;
406}
407
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100408static iomux_v3_cfg_t const pwr_intb_pads[] = {
409 /*
410 * the bootrom sets the iomux to vselect, potentially connecting
411 * two outputs. Set this back to GPIO
412 */
413 MX6_PAD_GPIO_18__GPIO7_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL)
414};
415
416#if defined(CONFIG_VIDEO_IPUV3)
417
418static iomux_v3_cfg_t const backlight_pads[] = {
419 /* Backlight on RGB connector: J15 */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100420 MX6_PAD_EIM_DA13__GPIO3_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL) |
421 MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100422#define RGB_BACKLIGHT_GP IMX_GPIO_NR(3, 13)
423 /* additional CPU pin on BKL_PWM, keep in tristate */
424 MX6_PAD_EIM_DA14__GPIO3_IO14 | MUX_PAD_CTRL(TRISTATE),
425 /* Backlight PWM, used as GPIO in U-Boot */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100426 MX6_PAD_SD4_DAT2__GPIO2_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL) |
427 MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100428#define RGB_BACKLIGHTPWM_GP IMX_GPIO_NR(2, 10)
429 /* buffer output enable 0: buffer enabled */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100430 MX6_PAD_EIM_A25__GPIO5_IO02 | MUX_PAD_CTRL(WEAK_PULLUP) | MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100431#define RGB_BACKLIGHTPWM_OE IMX_GPIO_NR(5, 2)
432 /* PSAVE# integrated VDAC */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100433 MX6_PAD_EIM_BCLK__GPIO6_IO31 | MUX_PAD_CTRL(NO_PAD_CTRL) |
434 MUX_MODE_SION,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100435#define VGA_PSAVE_NOT_GP IMX_GPIO_NR(6, 31)
436};
437
438static iomux_v3_cfg_t const rgb_pads[] = {
439 MX6_PAD_EIM_A16__IPU1_DI1_DISP_CLK | MUX_PAD_CTRL(OUTPUT_RGB),
440 MX6_PAD_EIM_DA10__IPU1_DI1_PIN15 | MUX_PAD_CTRL(OUTPUT_RGB),
441 MX6_PAD_EIM_DA11__IPU1_DI1_PIN02 | MUX_PAD_CTRL(OUTPUT_RGB),
442 MX6_PAD_EIM_DA12__IPU1_DI1_PIN03 | MUX_PAD_CTRL(OUTPUT_RGB),
443 MX6_PAD_EIM_DA9__IPU1_DISP1_DATA00 | MUX_PAD_CTRL(OUTPUT_RGB),
444 MX6_PAD_EIM_DA8__IPU1_DISP1_DATA01 | MUX_PAD_CTRL(OUTPUT_RGB),
445 MX6_PAD_EIM_DA7__IPU1_DISP1_DATA02 | MUX_PAD_CTRL(OUTPUT_RGB),
446 MX6_PAD_EIM_DA6__IPU1_DISP1_DATA03 | MUX_PAD_CTRL(OUTPUT_RGB),
447 MX6_PAD_EIM_DA5__IPU1_DISP1_DATA04 | MUX_PAD_CTRL(OUTPUT_RGB),
448 MX6_PAD_EIM_DA4__IPU1_DISP1_DATA05 | MUX_PAD_CTRL(OUTPUT_RGB),
449 MX6_PAD_EIM_DA3__IPU1_DISP1_DATA06 | MUX_PAD_CTRL(OUTPUT_RGB),
450 MX6_PAD_EIM_DA2__IPU1_DISP1_DATA07 | MUX_PAD_CTRL(OUTPUT_RGB),
451 MX6_PAD_EIM_DA1__IPU1_DISP1_DATA08 | MUX_PAD_CTRL(OUTPUT_RGB),
452 MX6_PAD_EIM_DA0__IPU1_DISP1_DATA09 | MUX_PAD_CTRL(OUTPUT_RGB),
453 MX6_PAD_EIM_EB1__IPU1_DISP1_DATA10 | MUX_PAD_CTRL(OUTPUT_RGB),
454 MX6_PAD_EIM_EB0__IPU1_DISP1_DATA11 | MUX_PAD_CTRL(OUTPUT_RGB),
455 MX6_PAD_EIM_A17__IPU1_DISP1_DATA12 | MUX_PAD_CTRL(OUTPUT_RGB),
456 MX6_PAD_EIM_A18__IPU1_DISP1_DATA13 | MUX_PAD_CTRL(OUTPUT_RGB),
457 MX6_PAD_EIM_A19__IPU1_DISP1_DATA14 | MUX_PAD_CTRL(OUTPUT_RGB),
458 MX6_PAD_EIM_A20__IPU1_DISP1_DATA15 | MUX_PAD_CTRL(OUTPUT_RGB),
459 MX6_PAD_EIM_A21__IPU1_DISP1_DATA16 | MUX_PAD_CTRL(OUTPUT_RGB),
460 MX6_PAD_EIM_A22__IPU1_DISP1_DATA17 | MUX_PAD_CTRL(OUTPUT_RGB),
461 MX6_PAD_EIM_A23__IPU1_DISP1_DATA18 | MUX_PAD_CTRL(OUTPUT_RGB),
462 MX6_PAD_EIM_A24__IPU1_DISP1_DATA19 | MUX_PAD_CTRL(OUTPUT_RGB),
463 MX6_PAD_EIM_D26__IPU1_DISP1_DATA22 | MUX_PAD_CTRL(OUTPUT_RGB),
464 MX6_PAD_EIM_D27__IPU1_DISP1_DATA23 | MUX_PAD_CTRL(OUTPUT_RGB),
465 MX6_PAD_EIM_D30__IPU1_DISP1_DATA21 | MUX_PAD_CTRL(OUTPUT_RGB),
466 MX6_PAD_EIM_D31__IPU1_DISP1_DATA20 | MUX_PAD_CTRL(OUTPUT_RGB),
467};
468
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100469static void do_enable_hdmi(struct display_info_t const *dev)
470{
471 imx_enable_hdmi_phy();
472}
473
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100474static void enable_lvds(struct display_info_t const *dev)
475{
476 struct iomuxc *iomux = (struct iomuxc *)
477 IOMUXC_BASE_ADDR;
478 u32 reg = readl(&iomux->gpr[2]);
479 reg |= IOMUXC_GPR2_DATA_WIDTH_CH0_24BIT;
480 writel(reg, &iomux->gpr[2]);
481 gpio_direction_output(RGB_BACKLIGHT_GP, 1);
482 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 0);
483 gpio_direction_output(RGB_BACKLIGHTPWM_OE, 0);
484}
485
486static void enable_rgb(struct display_info_t const *dev)
487{
488 imx_iomux_v3_setup_multiple_pads(
489 rgb_pads,
490 ARRAY_SIZE(rgb_pads));
491 gpio_direction_output(RGB_BACKLIGHT_GP, 1);
492 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 0);
493 gpio_direction_output(RGB_BACKLIGHTPWM_OE, 0);
494}
495
496static int detect_default(struct display_info_t const *dev)
497{
498 (void) dev;
499 return 1;
500}
501
502struct display_info_t const displays[] = {{
503 .bus = -1,
504 .addr = 0,
505 .pixfmt = IPU_PIX_FMT_RGB24,
506 .detect = detect_hdmi,
507 .enable = do_enable_hdmi,
508 .mode = {
509 .name = "HDMI",
510 .refresh = 60,
511 .xres = 1024,
512 .yres = 768,
513 .pixclock = 15385,
514 .left_margin = 220,
515 .right_margin = 40,
516 .upper_margin = 21,
517 .lower_margin = 7,
518 .hsync_len = 60,
519 .vsync_len = 10,
520 .sync = FB_SYNC_EXT,
521 .vmode = FB_VMODE_NONINTERLACED
522} }, {
523 .bus = -1,
524 .addr = 0,
525 .di = 1,
526 .pixfmt = IPU_PIX_FMT_RGB24,
527 .detect = detect_default,
528 .enable = enable_rgb,
529 .mode = {
530 .name = "vga-rgb",
531 .refresh = 60,
532 .xres = 640,
533 .yres = 480,
534 .pixclock = 33000,
535 .left_margin = 48,
536 .right_margin = 16,
537 .upper_margin = 31,
538 .lower_margin = 11,
539 .hsync_len = 96,
540 .vsync_len = 2,
541 .sync = 0,
542 .vmode = FB_VMODE_NONINTERLACED
543} }, {
544 .bus = -1,
545 .addr = 0,
546 .di = 1,
547 .pixfmt = IPU_PIX_FMT_RGB24,
548 .enable = enable_rgb,
549 .mode = {
550 .name = "wvga-rgb",
551 .refresh = 60,
552 .xres = 800,
553 .yres = 480,
554 .pixclock = 25000,
555 .left_margin = 40,
556 .right_margin = 88,
557 .upper_margin = 33,
558 .lower_margin = 10,
559 .hsync_len = 128,
560 .vsync_len = 2,
561 .sync = 0,
562 .vmode = FB_VMODE_NONINTERLACED
563} }, {
564 .bus = -1,
565 .addr = 0,
566 .pixfmt = IPU_PIX_FMT_LVDS666,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100567 .enable = enable_lvds,
568 .mode = {
569 .name = "wsvga-lvds",
570 .refresh = 60,
571 .xres = 1024,
572 .yres = 600,
573 .pixclock = 15385,
574 .left_margin = 220,
575 .right_margin = 40,
576 .upper_margin = 21,
577 .lower_margin = 7,
578 .hsync_len = 60,
579 .vsync_len = 10,
580 .sync = FB_SYNC_EXT,
581 .vmode = FB_VMODE_NONINTERLACED
582} } };
583size_t display_count = ARRAY_SIZE(displays);
584
585static void setup_display(void)
586{
587 struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
588 struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;
589 int reg;
590
591 enable_ipu_clock();
592 imx_setup_hdmi();
593 /* Turn on LDB0,IPU,IPU DI0 clocks */
594 reg = __raw_readl(&mxc_ccm->CCGR3);
595 reg |= MXC_CCM_CCGR3_LDB_DI0_MASK;
596 writel(reg, &mxc_ccm->CCGR3);
597
598 /* set LDB0, LDB1 clk select to 011/011 */
599 reg = readl(&mxc_ccm->cs2cdr);
600 reg &= ~(MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_MASK
601 |MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_MASK);
602 reg |= (3<<MXC_CCM_CS2CDR_LDB_DI0_CLK_SEL_OFFSET)
603 |(3<<MXC_CCM_CS2CDR_LDB_DI1_CLK_SEL_OFFSET);
604 writel(reg, &mxc_ccm->cs2cdr);
605
606 reg = readl(&mxc_ccm->cscmr2);
607 reg |= MXC_CCM_CSCMR2_LDB_DI0_IPU_DIV;
608 writel(reg, &mxc_ccm->cscmr2);
609
610 reg = readl(&mxc_ccm->chsccdr);
611 reg |= (CHSCCDR_CLK_SEL_LDB_DI0
612 <<MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
613 writel(reg, &mxc_ccm->chsccdr);
614
615 reg = IOMUXC_GPR2_BGREF_RRMODE_EXTERNAL_RES
616 |IOMUXC_GPR2_DI1_VS_POLARITY_ACTIVE_HIGH
617 |IOMUXC_GPR2_DI0_VS_POLARITY_ACTIVE_LOW
618 |IOMUXC_GPR2_BIT_MAPPING_CH1_SPWG
619 |IOMUXC_GPR2_DATA_WIDTH_CH1_18BIT
620 |IOMUXC_GPR2_BIT_MAPPING_CH0_SPWG
621 |IOMUXC_GPR2_DATA_WIDTH_CH0_18BIT
622 |IOMUXC_GPR2_LVDS_CH1_MODE_DISABLED
623 |IOMUXC_GPR2_LVDS_CH0_MODE_ENABLED_DI0;
624 writel(reg, &iomux->gpr[2]);
625
626 reg = readl(&iomux->gpr[3]);
627 reg = (reg & ~(IOMUXC_GPR3_LVDS0_MUX_CTL_MASK
628 |IOMUXC_GPR3_HDMI_MUX_CTL_MASK))
629 | (IOMUXC_GPR3_MUX_SRC_IPU1_DI0
630 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET);
631 writel(reg, &iomux->gpr[3]);
632
633 /* backlight unconditionally on for now */
634 imx_iomux_v3_setup_multiple_pads(backlight_pads,
635 ARRAY_SIZE(backlight_pads));
636 /* use 0 for EDT 7", use 1 for LG fullHD panel */
Marcel Ziswiler64bbd6a2019-02-08 18:12:10 +0100637 gpio_request(RGB_BACKLIGHTPWM_GP, "BKL1_PWM");
638 gpio_request(RGB_BACKLIGHTPWM_OE, "BKL1_PWM_EN");
639 gpio_request(RGB_BACKLIGHT_GP, "BKL1_ON");
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100640 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 0);
641 gpio_direction_output(RGB_BACKLIGHTPWM_OE, 0);
642 gpio_direction_output(RGB_BACKLIGHT_GP, 1);
643}
Gerard Salvatella108d7392018-11-19 15:54:10 +0100644
645/*
646 * Backlight off before OS handover
647 */
648void board_preboot_os(void)
649{
650 gpio_direction_output(RGB_BACKLIGHTPWM_GP, 1);
651 gpio_direction_output(RGB_BACKLIGHT_GP, 0);
652}
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100653#endif /* defined(CONFIG_VIDEO_IPUV3) */
654
655int board_early_init_f(void)
656{
657 imx_iomux_v3_setup_multiple_pads(pwr_intb_pads,
658 ARRAY_SIZE(pwr_intb_pads));
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100659 setup_iomux_dte_uart();
Marcel Ziswiler5d9d11f2022-04-13 11:33:34 +0200660
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100661 return 0;
662}
663
664/*
665 * Do not overwrite the console
666 * Use always serial for U-Boot console
667 */
668int overwrite_console(void)
669{
670 return 1;
671}
672
673int board_init(void)
674{
675 /* address of boot parameters */
676 gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
677
Fabio Estevam7a8abc62017-09-22 23:45:32 -0300678#if defined(CONFIG_VIDEO_IPUV3)
679 setup_display();
680#endif
681
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100682#ifdef CONFIG_TDX_CMD_IMX_MFGR
683 (void) pmic_init();
684#endif
685
Simon Glassab3055a2017-06-14 21:28:25 -0600686#ifdef CONFIG_SATA
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100687 setup_sata();
688#endif
689
690 setup_iomux_gpio();
691
692 return 0;
693}
694
Ernest Van Hoeckec887db12025-03-07 11:34:13 +0100695static bool is_som_variant_1_2(void)
696{
697 struct udevice *bus;
698 struct udevice *i2c_dev;
699 int ret;
700
701 ret = uclass_get_device_by_seq(UCLASS_I2C, I2C_PWR, &bus);
702 if (ret) {
703 printf("Failed to get I2C_PWR\n");
704 return false;
705 }
706
707 /* V1.2 uses the TLA2024 at 0x49 instead of the STMPE811 at 0x41 */
708 ret = dm_i2c_probe(bus, 0x49, 0, &i2c_dev);
709
710 return (bool)!ret;
711}
712
713static void select_dt_from_module_version(void)
714{
715 if (is_som_variant_1_2())
716 env_set("variant", "-v1.2");
717 else
718 env_set("variant", "");
719}
720
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100721#ifdef CONFIG_BOARD_LATE_INIT
722int board_late_init(void)
723{
Tom Rini4cc38852021-08-30 09:16:30 -0400724#if defined(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100725 char env_str[256];
726 u32 rev;
727
Ernest Van Hoeckec887db12025-03-07 11:34:13 +0100728 select_dt_from_module_version();
729
Tom Rini4cc38852021-08-30 09:16:30 -0400730 rev = get_board_revision();
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100731 snprintf(env_str, ARRAY_SIZE(env_str), "%.4x", rev);
Simon Glass6a38e412017-08-03 12:22:09 -0600732 env_set("board_rev", env_str);
Marcel Ziswiler5d9d11f2022-04-13 11:33:34 +0200733#endif /* CONFIG_BOARD_LATE_INIT */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100734
Hiago De Francoc3615822023-11-09 13:24:01 -0300735 if (IS_ENABLED(CONFIG_USB) && is_boot_from_usb()) {
Stefan Agner84bb2cf2019-02-08 18:12:24 +0100736 env_set("bootdelay", "0");
Hiago De Francoc3615822023-11-09 13:24:01 -0300737 if (IS_ENABLED(CONFIG_CMD_USB_SDP)) {
738 printf("Serial Downloader recovery mode, using sdp command\n");
739 env_set("bootcmd", "sdp 0");
740 } else if (IS_ENABLED(CONFIG_CMD_FASTBOOT)) {
741 printf("Fastboot recovery mode, using fastboot command\n");
742 env_set("bootcmd", "fastboot usb 0");
743 }
Stefan Agner84bb2cf2019-02-08 18:12:24 +0100744 }
Stefan Agner84bb2cf2019-02-08 18:12:24 +0100745
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100746 return 0;
747}
748#endif /* CONFIG_BOARD_LATE_INIT */
749
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100750#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
Masahiro Yamadaf7ed78b2020-06-26 15:13:33 +0900751int ft_board_setup(void *blob, struct bd_info *bd)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100752{
753 return ft_common_board_setup(blob, bd);
754}
755#endif
756
757#ifdef CONFIG_CMD_BMODE
758static const struct boot_mode board_boot_modes[] = {
759 /* 4-bit bus width */
760 {"mmc", MAKE_CFGVAL(0x40, 0x20, 0x00, 0x00)},
761 {"sd", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
762 {NULL, 0},
763};
764#endif
765
766int misc_init_r(void)
767{
768#ifdef CONFIG_CMD_BMODE
769 add_board_boot_modes(board_boot_modes);
770#endif
771 return 0;
772}
773
774#ifdef CONFIG_LDO_BYPASS_CHECK
775/* TODO, use external pmic, for now always ldo_enable */
776void ldo_mode_set(int ldo_bypass)
777{
778 return;
779}
780#endif
781
Simon Glass49c24a82024-09-29 19:49:47 -0600782#ifdef CONFIG_XPL_BUILD
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100783#include <spl.h>
Masahiro Yamada75f82d02018-03-05 01:20:11 +0900784#include <linux/libfdt.h>
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100785#include "asm/arch/mx6q-ddr.h"
786#include "asm/arch/iomux.h"
787#include "asm/arch/crm_regs.h"
788
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100789static void ccgr_init(void)
790{
791 struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
792
793 writel(0x00C03F3F, &ccm->CCGR0);
794 writel(0x0030FC03, &ccm->CCGR1);
795 writel(0x0FFFFFF3, &ccm->CCGR2);
796 writel(0x3FF0300F, &ccm->CCGR3);
797 writel(0x00FFF300, &ccm->CCGR4);
798 writel(0x0F0000F3, &ccm->CCGR5);
799 writel(0x000003FF, &ccm->CCGR6);
800
801/*
802 * Setup CCM_CCOSR register as follows:
803 *
Francesco Dolcini1fb07132022-06-24 11:52:19 +0200804 * clko2_en = 1 --> CKO2 enabled
805 * clko2_div = 000 --> divide by 1
806 * clko2_sel = 01110 --> osc_clk (24MHz)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100807 *
Francesco Dolcini1fb07132022-06-24 11:52:19 +0200808 * clk_out_sel = 1 --> Output CKO2 to CKO1
809 *
810 * This sets both CLKO2/CLKO1 output to 24MHz,
811 * CLKO1 configuration not relevant because of clk_out_sel
812 * (CLKO1 set to default)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100813 */
Francesco Dolcini1fb07132022-06-24 11:52:19 +0200814 writel(0x010E0101, &ccm->ccosr);
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100815}
816
Francesco Dolciniafa58312022-06-24 12:33:36 +0200817#define PAD_CTL_INPUT_DDR BIT(17)
818
819struct mx6dq_iomux_ddr_regs mx6_ddr_ioregs = {
820 /* Differential input, 40 ohm DSE */
821 .dram_sdclk_0 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
822 .dram_sdclk_1 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
823 .dram_cas = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
824 .dram_ras = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
825 .dram_reset = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
826
827 /* SDKE[0:1]: BIT(12) and BIT(13) are reserved and set at reset */
828 .dram_sdcke0 = 0x00003000,
829 .dram_sdcke1 = 0x00003000,
830
831 .dram_sdba2 = 0x00000000,
832
833 /* ODT[0:1]: 40 ohm DSE, BIT(12) and BIT(13) are reserved and set at reset */
834 .dram_sdodt0 = PAD_CTL_DSE_40ohm | 0x00003000,
835 .dram_sdodt1 = PAD_CTL_DSE_40ohm | 0x00003000,
836
837 /* SDQS[0:7]: 40 ohm DSE, Pull/Keeper Disabled, ODT Disabled */
838 .dram_sdqs0 = PAD_CTL_DSE_40ohm,
839 .dram_sdqs1 = PAD_CTL_DSE_40ohm,
840 .dram_sdqs2 = PAD_CTL_DSE_40ohm,
841 .dram_sdqs3 = PAD_CTL_DSE_40ohm,
842 .dram_sdqs4 = PAD_CTL_DSE_40ohm,
843 .dram_sdqs5 = PAD_CTL_DSE_40ohm,
844 .dram_sdqs6 = PAD_CTL_DSE_40ohm,
845 .dram_sdqs7 = PAD_CTL_DSE_40ohm,
846
847 /* DQM[0:7]: Differential input, 40 ohm DSE, Pull/Keeper Disabled, ODT Disabled */
848 .dram_dqm0 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
849 .dram_dqm1 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
850 .dram_dqm2 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
851 .dram_dqm3 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
852 .dram_dqm4 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
853 .dram_dqm5 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
854 .dram_dqm6 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
855 .dram_dqm7 = PAD_CTL_DSE_40ohm | PAD_CTL_INPUT_DDR,
856};
857
858struct mx6dq_iomux_grp_regs mx6_grp_ioregs = {
859 /* DDR3 */
860 .grp_ddr_type = 0x000C0000,
861
862 /* SDQS[0:7]: Differential input */
863 .grp_ddrmode_ctl = PAD_CTL_INPUT_DDR,
864
865 /* DATA[0:63]: Pull/Keeper disabled */
866 .grp_ddrpke = 0,
867
868 /* ADDR[0:16], SDBA[0:1]: 40 ohm DSE */
869 .grp_addds = PAD_CTL_DSE_40ohm,
870
871 /* CS0/CS1/SDBA2/CKE0/CKE1/SDWE: 40 ohm DSE */
872 .grp_ctlds = PAD_CTL_DSE_40ohm,
873
874 /* DATA[0:63]: Differential input */
875 .grp_ddrmode = PAD_CTL_INPUT_DDR,
876
877 /* DATA[0:63]: 40 ohm DSE */
878 .grp_b0ds = PAD_CTL_DSE_40ohm,
879 .grp_b1ds = PAD_CTL_DSE_40ohm,
880 .grp_b2ds = PAD_CTL_DSE_40ohm,
881 .grp_b3ds = PAD_CTL_DSE_40ohm,
882 .grp_b4ds = PAD_CTL_DSE_40ohm,
883 .grp_b5ds = PAD_CTL_DSE_40ohm,
884 .grp_b6ds = PAD_CTL_DSE_40ohm,
885 .grp_b7ds = PAD_CTL_DSE_40ohm,
886};
887
888struct mx6_ddr_sysinfo sysinfo = {
889 .dsize = 2, /* width of data bus: 2=64 */
890 .cs_density = 32, /* full range so that get_mem_size() works, 32Gb per CS */
891 .ncs = 1,
892 .cs1_mirror = 0,
893 .rtt_wr = 2, /* Dynamic ODT, RZQ/2 */
894 .rtt_nom = 0, /* Disabled */
895 .walat = 0, /* Write additional latency */
896 .ralat = 5, /* Read additional latency */
897 .mif3_mode = 3, /* Command prediction working mode */
898 .bi_on = 1, /* Bank interleaving enabled */
899 .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
900 .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
901 .pd_fast_exit = 1, /* enable precharge power-down fast exit */
902 .ddr_type = DDR_TYPE_DDR3,
903 .refsel = 1, /* Refresh cycles at 32KHz */
904 .refr = 3, /* 4 refresh commands per refresh cycle */
905};
906
907static const struct mx6_mmdc_calibration mx6_mmdc_calib = {
908 .p0_mpwldectrl0 = 0x0009000E,
909 .p0_mpwldectrl1 = 0x0018000B,
910 .p1_mpwldectrl0 = 0x00060015,
911 .p1_mpwldectrl1 = 0x0006000E,
912 .p0_mpdgctrl0 = 0x432A0338,
913 .p0_mpdgctrl1 = 0x03260324,
914 .p1_mpdgctrl0 = 0x43340344,
915 .p1_mpdgctrl1 = 0x031E027C,
916 .p0_mprddlctl = 0x33272D2E,
917 .p1_mprddlctl = 0x2F312B37,
918 .p0_mpwrdlctl = 0x3A35433C,
919 .p1_mpwrdlctl = 0x4336453F,
920};
921
922static const struct mx6_ddr3_cfg ddr3_cfg = {
923 .mem_speed = 1066,
924 .density = 2,
925 .width = 16,
926 .banks = 8,
927 .rowaddr = 14,
928 .coladdr = 10,
929 .pagesz = 2,
930 .trcd = 1312,
931 .trcmin = 4812,
932 .trasmin = 3500,
933 .SRT = 0,
934};
935
936struct mx6_ddr_sysinfo sysinfo_it = {
937 .dsize = 2, /* width of data bus: 2=64 */
938 .cs_density = 32, /* full range so that get_mem_size() works, 32Gb per CS */
939 .ncs = 1,
940 .cs1_mirror = 0,
941 .rtt_wr = 1, /* Dynamic ODT, RZQ/4 */
942 .rtt_nom = 1, /* RZQ/4 */
943 .walat = 0, /* Write additional latency */
944 .ralat = 5, /* Read additional latency */
945 .mif3_mode = 3, /* Command prediction working mode */
946 .bi_on = 1, /* Bank interleaving enabled */
947 .sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
948 .rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
949 .pd_fast_exit = 1, /* enable precharge power-down fast exit */
950 .ddr_type = DDR_TYPE_DDR3,
951 .refsel = 1, /* Refresh cycles at 32KHz */
952 .refr = 7, /* 8 refresh commands per refresh cycle */
953};
954
955static const struct mx6_mmdc_calibration mx6_mmdc_calib_it = {
956 .p0_mpwldectrl0 = 0x0009000E,
957 .p0_mpwldectrl1 = 0x0018000B,
958 .p1_mpwldectrl0 = 0x00060015,
959 .p1_mpwldectrl1 = 0x0006000E,
960 .p0_mpdgctrl0 = 0x03300338,
961 .p0_mpdgctrl1 = 0x03240324,
962 .p1_mpdgctrl0 = 0x03440350,
963 .p1_mpdgctrl1 = 0x032C0308,
964 .p0_mprddlctl = 0x40363C3E,
965 .p1_mprddlctl = 0x3C3E3C46,
966 .p0_mpwrdlctl = 0x403E463E,
967 .p1_mpwrdlctl = 0x4A384C46,
968};
969
970static const struct mx6_ddr3_cfg ddr3_cfg_it = {
971 .mem_speed = 1066,
972 .density = 4,
973 .width = 16,
974 .banks = 8,
975 .rowaddr = 15,
976 .coladdr = 10,
977 .pagesz = 2,
978 .trcd = 1312,
979 .trcmin = 4812,
980 .trasmin = 3500,
981 .SRT = 1,
982};
983
Francesco Dolcini54ef5492021-08-31 11:46:06 +0200984/* Perform DDR DRAM calibration */
Francesco Dolciniafa58312022-06-24 12:33:36 +0200985static void spl_dram_perform_cal(const struct mx6_ddr_sysinfo *ddr_sysinfo)
Francesco Dolcini54ef5492021-08-31 11:46:06 +0200986{
987#ifdef CONFIG_MX6_DDRCAL
988 int err;
Francesco Dolcini54ef5492021-08-31 11:46:06 +0200989
Francesco Dolciniafa58312022-06-24 12:33:36 +0200990 err = mmdc_do_write_level_calibration(ddr_sysinfo);
Francesco Dolcini54ef5492021-08-31 11:46:06 +0200991 if (err)
992 printf("error %d from write level calibration\n", err);
Francesco Dolciniafa58312022-06-24 12:33:36 +0200993 err = mmdc_do_dqs_calibration(ddr_sysinfo);
Francesco Dolcini54ef5492021-08-31 11:46:06 +0200994 if (err)
995 printf("error %d from dqs calibration\n", err);
996#endif
997}
998
Max Krummenacher3b74ccf2016-11-30 19:43:08 +0100999static void spl_dram_init(void)
1000{
Francesco Dolciniafa58312022-06-24 12:33:36 +02001001 bool temp_grade_it;
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001002
Francesco Dolciniafa58312022-06-24 12:33:36 +02001003 switch (get_cpu_temp_grade(NULL, NULL)) {
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001004 case TEMP_COMMERCIAL:
1005 case TEMP_EXTCOMMERCIAL:
1006 puts("Commercial temperature grade DDR3 timings.\n");
Francesco Dolciniafa58312022-06-24 12:33:36 +02001007 temp_grade_it = false;
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001008 break;
1009 case TEMP_INDUSTRIAL:
1010 case TEMP_AUTOMOTIVE:
1011 default:
1012 puts("Industrial temperature grade DDR3 timings.\n");
Francesco Dolciniafa58312022-06-24 12:33:36 +02001013 temp_grade_it = true;
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001014 break;
1015 };
Francesco Dolciniafa58312022-06-24 12:33:36 +02001016
1017 mx6dq_dram_iocfg(64, &mx6_ddr_ioregs, &mx6_grp_ioregs);
1018
1019 if (temp_grade_it)
1020 mx6_dram_cfg(&sysinfo_it, &mx6_mmdc_calib_it, &ddr3_cfg_it);
1021 else
1022 mx6_dram_cfg(&sysinfo, &mx6_mmdc_calib, &ddr3_cfg);
1023
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001024 udelay(100);
Francesco Dolciniafa58312022-06-24 12:33:36 +02001025
1026 if (temp_grade_it)
1027 spl_dram_perform_cal(&sysinfo_it);
1028 else
1029 spl_dram_perform_cal(&sysinfo);
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001030}
1031
1032void board_init_f(ulong dummy)
1033{
1034 /* setup AIPS and disable watchdog */
1035 arch_cpu_init();
1036
1037 ccgr_init();
1038 gpr_init();
1039
Marcel Ziswilera22d71c2019-02-08 18:12:12 +01001040 /* iomux */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001041 board_early_init_f();
1042
1043 /* setup GP timer */
1044 timer_init();
1045
1046 /* UART clocks enabled and gd valid - init serial console */
1047 preloader_console_init();
1048
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001049 /* Make sure we use dte mode */
1050 setup_dtemode_uart();
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001051
1052 /* DDR initialization */
1053 spl_dram_init();
1054
1055 /* Clear the BSS. */
1056 memset(__bss_start, 0, __bss_end - __bss_start);
1057
1058 /* load/boot image from boot device */
1059 board_init_r(NULL, 0);
1060}
1061
Ricardo Salveti1a0b4352019-09-02 18:23:27 -03001062#ifdef CONFIG_SPL_LOAD_FIT
1063int board_fit_config_name_match(const char *name)
1064{
1065 if (!strcmp(name, "imx6-apalis"))
1066 return 0;
1067
1068 return -1;
1069}
1070#endif
1071
Harald Seiler6f14d5f2020-12-15 16:47:52 +01001072void reset_cpu(void)
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001073{
1074}
1075
Simon Glass49c24a82024-09-29 19:49:47 -06001076#endif /* CONFIG_XPL_BUILD */
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001077
Simon Glassb75b15b2020-12-03 16:55:23 -07001078static struct mxc_serial_plat mxc_serial_plat = {
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001079 .reg = (struct mxc_uart *)UART1_BASE,
1080 .use_dte = true,
1081};
1082
Simon Glass1d8364a2020-12-28 20:34:54 -07001083U_BOOT_DRVINFO(mxc_serial) = {
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001084 .name = "serial_mxc",
Simon Glass71fa5b42020-12-03 16:55:18 -07001085 .plat = &mxc_serial_plat,
Max Krummenacher3b74ccf2016-11-30 19:43:08 +01001086};