blob: 54d862287b0000340aa9e88ad44d8062de9ce8a2 [file] [log] [blame]
Stelian Pop69c925f2008-05-08 18:52:23 +02001/*
2 * [origin: Linux kernel include/asm-arm/arch-at91/at91sam9263_matrix.h]
3 *
4 * Copyright (C) 2006 Atmel Corporation.
5 *
6 * Memory Controllers (MATRIX, EBI) - System peripherals registers.
7 * Based on AT91SAM9263 datasheet revision B (Preliminary).
8 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02009 * SPDX-License-Identifier: GPL-2.0+
Stelian Pop69c925f2008-05-08 18:52:23 +020010 */
11
12#ifndef AT91SAM9263_MATRIX_H
13#define AT91SAM9263_MATRIX_H
14
Xu, Hong4fae89c2011-06-10 21:31:25 +000015#ifndef __ASSEMBLY__
Stelian Pop69c925f2008-05-08 18:52:23 +020016
Xu, Hong4fae89c2011-06-10 21:31:25 +000017/*
18 * This struct defines access to the matrix' maximum of
19 * 16 masters and 16 slaves.
20 * Note: not all masters/slaves are available
21 */
22struct at91_matrix {
23 u32 mcfg[16]; /* Master Configuration Registers */
24 u32 scfg[16]; /* Slave Configuration Registers */
25 u32 pras[16][2]; /* Priority Assignment Slave Registers */
26 u32 mrcr; /* Master Remap Control Register */
27 u32 filler[0x06];
28 u32 ebicsa; /* EBI Chip Select Assignment Register */
29};
Stelian Pop69c925f2008-05-08 18:52:23 +020030
Xu, Hong4fae89c2011-06-10 21:31:25 +000031#endif /* __ASSEMBLY__ */
Stelian Pop69c925f2008-05-08 18:52:23 +020032
Xu, Hong4fae89c2011-06-10 21:31:25 +000033#define AT91_MATRIX_ULBT_INFINITE (0 << 0)
34#define AT91_MATRIX_ULBT_SINGLE (1 << 0)
35#define AT91_MATRIX_ULBT_FOUR (2 << 0)
36#define AT91_MATRIX_ULBT_EIGHT (3 << 0)
37#define AT91_MATRIX_ULBT_SIXTEEN (4 << 0)
Stelian Pop69c925f2008-05-08 18:52:23 +020038
Xu, Hong4fae89c2011-06-10 21:31:25 +000039#define AT91_MATRIX_DEFMSTR_TYPE_NONE (0 << 16)
40#define AT91_MATRIX_DEFMSTR_TYPE_LAST (1 << 16)
41#define AT91_MATRIX_DEFMSTR_TYPE_FIXED (2 << 16)
42#define AT91_MATRIX_FIXED_DEFMSTR_SHIFT 18
43#define AT91_MATRIX_ARBT_ROUND_ROBIN (0 << 24)
44#define AT91_MATRIX_ARBT_FIXED_PRIORITY (1 << 24)
Stelian Pop69c925f2008-05-08 18:52:23 +020045
Xu, Hong4fae89c2011-06-10 21:31:25 +000046#define AT91_MATRIX_M0PR_SHIFT 0
47#define AT91_MATRIX_M1PR_SHIFT 4
48#define AT91_MATRIX_M2PR_SHIFT 8
49#define AT91_MATRIX_M3PR_SHIFT 12
50#define AT91_MATRIX_M4PR_SHIFT 16
51#define AT91_MATRIX_M5PR_SHIFT 20
52
53#define AT91_MATRIX_RCB0 (1 << 0)
54#define AT91_MATRIX_RCB1 (1 << 1)
Stelian Pop69c925f2008-05-08 18:52:23 +020055
Xu, Hong4fae89c2011-06-10 21:31:25 +000056#define AT91_MATRIX_CS1A_SDRAMC (1 << 1)
57#define AT91_MATRIX_CS3A_SMC_SMARTMEDIA (1 << 3)
58#define AT91_MATRIX_CS4A_SMC_CF1 (1 << 4)
59#define AT91_MATRIX_CS5A_SMC_CF2 (1 << 5)
60#define AT91_MATRIX_DBPUC (1 << 8)
61#define AT91_MATRIX_VDDIOMSEL_1_8V (0 << 16)
62#define AT91_MATRIX_VDDIOMSEL_3_3V (1 << 16)
Stelian Pop69c925f2008-05-08 18:52:23 +020063
64#endif