blob: 1e6c7041fdc168b472b723de2f71a6ca2e5ab6b9 [file] [log] [blame]
Tom Rini8b0c8a12018-05-06 18:27:01 -04001/* SPDX-License-Identifier: GPL-2.0 OR IBM-pibs */
Wolfgang Denk52744b42013-07-28 22:12:45 +02002/*
Wolfgang Denk52744b42013-07-28 22:12:45 +02003 * Additions (C) Copyright 2009 Industrie Dial Face S.p.A.
4 */
wdenk214ec6b2001-10-08 19:18:17 +00005/*----------------------------------------------------------------------------+
6|
wdenk5256def2003-09-18 10:45:21 +00007| File Name: miiphy.h
wdenk214ec6b2001-10-08 19:18:17 +00008|
wdenk5256def2003-09-18 10:45:21 +00009| Function: Include file defining PHY registers.
wdenk214ec6b2001-10-08 19:18:17 +000010|
wdenk5256def2003-09-18 10:45:21 +000011| Author: Mark Wisner
wdenk214ec6b2001-10-08 19:18:17 +000012|
wdenk214ec6b2001-10-08 19:18:17 +000013+----------------------------------------------------------------------------*/
14#ifndef _miiphy_h_
15#define _miiphy_h_
16
Mike Frysingerd63ee712010-12-23 15:40:12 -050017#include <linux/mii.h>
Andy Flemingaecf6fc2011-04-08 02:10:27 -050018#include <linux/list.h>
Marian Balakowiczaab8c492005-10-28 22:30:33 +020019#include <net.h>
Andy Flemingaecf6fc2011-04-08 02:10:27 -050020#include <phy.h>
21
Wolfgang Denk934fcb62011-12-07 08:35:14 +010022int miiphy_read(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson81b974b2007-10-31 11:21:29 -050023 unsigned short *value);
Wolfgang Denk934fcb62011-12-07 08:35:14 +010024int miiphy_write(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson81b974b2007-10-31 11:21:29 -050025 unsigned short value);
Andy Flemingaea0c3e2011-04-07 14:38:35 -050026int miiphy_info(const char *devname, unsigned char addr, unsigned int *oui,
Larry Johnson81b974b2007-10-31 11:21:29 -050027 unsigned char *model, unsigned char *rev);
Andy Flemingaea0c3e2011-04-07 14:38:35 -050028int miiphy_reset(const char *devname, unsigned char addr);
29int miiphy_speed(const char *devname, unsigned char addr);
30int miiphy_duplex(const char *devname, unsigned char addr);
31int miiphy_is_1000base_x(const char *devname, unsigned char addr);
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020032#ifdef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
Andy Flemingaea0c3e2011-04-07 14:38:35 -050033int miiphy_link(const char *devname, unsigned char addr);
wdenk49c3f672003-10-08 22:33:00 +000034#endif
wdenk214ec6b2001-10-08 19:18:17 +000035
Andy Flemingaea0c3e2011-04-07 14:38:35 -050036void miiphy_init(void);
Marian Balakowiczcbdd1c82005-11-30 18:06:04 +010037
Andy Flemingaea0c3e2011-04-07 14:38:35 -050038int miiphy_set_current_dev(const char *devname);
39const char *miiphy_get_current_dev(void);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050040struct mii_dev *mdio_get_current_dev(void);
Pankaj Bansal7c18fe82018-09-18 15:46:48 +053041struct list_head *mdio_get_list_head(void);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050042struct mii_dev *miiphy_get_dev_by_name(const char *devname);
43struct phy_device *mdio_phydev_for_ethname(const char *devname);
Marian Balakowiczaab8c492005-10-28 22:30:33 +020044
Andy Flemingaea0c3e2011-04-07 14:38:35 -050045void miiphy_listdev(void);
Marian Balakowiczaab8c492005-10-28 22:30:33 +020046
Andy Flemingaecf6fc2011-04-08 02:10:27 -050047struct mii_dev *mdio_alloc(void);
Bin Menga961e1f2015-10-07 21:32:37 -070048void mdio_free(struct mii_dev *bus);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050049int mdio_register(struct mii_dev *bus);
Michal Simek1a548f52016-12-08 10:06:26 +010050
51/**
52 * mdio_register_seq - Register mdio bus with sequence number
53 * @bus: mii device structure
54 * @seq: sequence number
55 *
56 * Return: 0 if success, negative value if error
57 */
58int mdio_register_seq(struct mii_dev *bus, int seq);
Bin Menga961e1f2015-10-07 21:32:37 -070059int mdio_unregister(struct mii_dev *bus);
Andy Flemingaecf6fc2011-04-08 02:10:27 -050060void mdio_list_devices(void);
61
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020062#ifdef CONFIG_BITBANGMII
63
64#define BB_MII_DEVNAME "bb_miiphy"
65
66struct bb_miiphy_bus {
Marek Vasutc68350d2025-01-25 13:17:57 +010067 char name[MDIO_NAME_LEN];
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020068 int (*init)(struct bb_miiphy_bus *bus);
69 int (*mdio_active)(struct bb_miiphy_bus *bus);
70 int (*mdio_tristate)(struct bb_miiphy_bus *bus);
71 int (*set_mdio)(struct bb_miiphy_bus *bus, int v);
72 int (*get_mdio)(struct bb_miiphy_bus *bus, int *v);
73 int (*set_mdc)(struct bb_miiphy_bus *bus, int v);
74 int (*delay)(struct bb_miiphy_bus *bus);
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020075 void *priv;
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020076};
77
78extern struct bb_miiphy_bus bb_miiphy_buses[];
79extern int bb_miiphy_buses_num;
Marian Balakowiczaab8c492005-10-28 22:30:33 +020080
Ovidiu Panait69d1ddb2020-11-28 10:43:17 +020081/**
82 * bb_miiphy_init() - Initialize bit-banged MII bus driver
83 *
84 * It is called during the generic post-relocation init sequence.
85 *
86 * Return: 0 if OK
87 */
88int bb_miiphy_init(void);
89
Joe Hershberger0c333192016-08-08 11:28:39 -050090int bb_miiphy_read(struct mii_dev *miidev, int addr, int devad, int reg);
91int bb_miiphy_write(struct mii_dev *miidev, int addr, int devad, int reg,
92 u16 value);
Luigi 'Comio' Mantellini466827e2009-10-10 12:42:20 +020093#endif
wdenk214ec6b2001-10-08 19:18:17 +000094
95/* phy seed setup */
wdenk5256def2003-09-18 10:45:21 +000096#define AUTO 99
Larry Johnson81b974b2007-10-31 11:21:29 -050097#define _1000BASET 1000
wdenk5256def2003-09-18 10:45:21 +000098#define _100BASET 100
99#define _10BASET 10
100#define HALF 22
101#define FULL 44
wdenk214ec6b2001-10-08 19:18:17 +0000102
103/* phy register offsets */
Mike Frysingerd63ee712010-12-23 15:40:12 -0500104#define MII_MIPSCR 0x11
wdenk214ec6b2001-10-08 19:18:17 +0000105
Mike Frysingerd63ee712010-12-23 15:40:12 -0500106/* MII_LPA */
Larry Johnson81b974b2007-10-31 11:21:29 -0500107#define PHY_ANLPAR_PSB_802_3 0x0001
108#define PHY_ANLPAR_PSB_802_9 0x0002
wdenk656140b2004-04-25 13:18:40 +0000109
Mike Frysingerd63ee712010-12-23 15:40:12 -0500110/* MII_CTRL1000 masks */
Larry Johnson966a80b2007-11-01 08:46:50 -0500111#define PHY_1000BTCR_1000FD 0x0200
112#define PHY_1000BTCR_1000HD 0x0100
113
Mike Frysingerd63ee712010-12-23 15:40:12 -0500114/* MII_STAT1000 masks */
Larry Johnson81b974b2007-10-31 11:21:29 -0500115#define PHY_1000BTSR_MSCF 0x8000
116#define PHY_1000BTSR_MSCR 0x4000
117#define PHY_1000BTSR_LRS 0x2000
118#define PHY_1000BTSR_RRS 0x1000
119#define PHY_1000BTSR_1000FD 0x0800
120#define PHY_1000BTSR_1000HD 0x0400
wdenked2ac4b2004-03-14 18:23:55 +0000121
Larry Johnson966a80b2007-11-01 08:46:50 -0500122/* phy EXSR */
Mike Frysingerd63ee712010-12-23 15:40:12 -0500123#define ESTATUS_1000XF 0x8000
124#define ESTATUS_1000XH 0x4000
Larry Johnson966a80b2007-11-01 08:46:50 -0500125
Alex Marginean1a5b0982019-06-03 19:10:30 +0300126/**
127 * struct mdio_perdev_priv - Per-device class data for MDIO DM
128 *
129 * @mii_bus: Supporting MII legacy bus
130 */
131struct mdio_perdev_priv {
132 struct mii_dev *mii_bus;
133};
134
135/**
136 * struct mdio_ops - MDIO bus operations
137 *
138 * @read: Read from a PHY register
139 * @write: Write to a PHY register
140 * @reset: Reset the MDIO bus, NULL if not supported
141 */
142struct mdio_ops {
143 int (*read)(struct udevice *mdio_dev, int addr, int devad, int reg);
144 int (*write)(struct udevice *mdio_dev, int addr, int devad, int reg,
145 u16 val);
146 int (*reset)(struct udevice *mdio_dev);
147};
148
149#define mdio_get_ops(dev) ((struct mdio_ops *)(dev)->driver->ops)
150
151/**
152 * dm_mdio_probe_devices - Call probe on all MII devices, currently used for
153 * MDIO console commands.
154 */
155void dm_mdio_probe_devices(void);
156
157/**
Marek BehĂșn0e0651d2022-04-07 00:32:58 +0200158 * dm_mdio_read - Wrapper over .read() operation for DM MDIO
159 *
160 * @mdiodev: mdio device
161 * @addr: PHY address on MDIO bus
162 * @devad: device address on PHY if C45; should be MDIO_DEVAD_NONE if C22
163 * @reg: register address
164 * Return: register value if non-negative, -error code otherwise
165 */
166int dm_mdio_read(struct udevice *mdio_dev, int addr, int devad, int reg);
167
168/**
169 * dm_mdio_write - Wrapper over .write() operation for DM MDIO
170 *
171 * @mdiodev: mdio device
172 * @addr: PHY address on MDIO bus
173 * @devad: device address on PHY if C45; should be MDIO_DEVAD_NONE if C22
174 * @reg: register address
175 * @val: value to write
176 * Return: 0 on success, -error code otherwise
177 */
178int dm_mdio_write(struct udevice *mdio_dev, int addr, int devad, int reg, u16 val);
179
180/**
181 * dm_mdio_reset - Wrapper over .reset() operation for DM MDIO
182 *
183 * @mdiodev: mdio device
184 * Return: 0 on success, -error code otherwise
185 */
186int dm_mdio_reset(struct udevice *mdio_dev);
187
188/**
Marek BehĂșn1c1c37f2022-04-27 12:41:49 +0200189 * dm_phy_find_by_ofnode - Find PHY device by ofnode
190 *
191 * @phynode: PHY's ofnode
192 *
193 * Return: pointer to phy_device, or NULL on error
194 */
195struct phy_device *dm_phy_find_by_ofnode(ofnode phynode);
196
197/**
Alex Marginean1a5b0982019-06-03 19:10:30 +0300198 * dm_mdio_phy_connect - Wrapper over phy_connect for DM MDIO
199 *
Alex Marginean6b3089e2019-11-25 17:15:11 +0200200 * @mdiodev: mdio device the PHY is accesible on
201 * @phyaddr: PHY address on MDIO bus
Alex Marginean1a5b0982019-06-03 19:10:30 +0300202 * @ethdev: ethernet device to connect to the PHY
203 * @interface: MAC-PHY protocol
204 *
Heinrich Schuchardt47b4c022022-01-19 18:05:50 +0100205 * Return: pointer to phy_device, or 0 on error
Alex Marginean1a5b0982019-06-03 19:10:30 +0300206 */
Alex Marginean6b3089e2019-11-25 17:15:11 +0200207struct phy_device *dm_mdio_phy_connect(struct udevice *mdiodev, int phyaddr,
Alex Marginean1a5b0982019-06-03 19:10:30 +0300208 struct udevice *ethdev,
209 phy_interface_t interface);
210
Alex Margineancf640552019-11-25 17:15:12 +0200211/**
212 * dm_eth_phy_connect - Connect an Eth device to a PHY based on device tree
213 *
214 * Picks up the DT phy-handle and phy-mode from ethernet device node and
215 * connects the ethernet device to the linked PHY.
216 *
217 * @ethdev: ethernet device
218 *
Heinrich Schuchardt47b4c022022-01-19 18:05:50 +0100219 * Return: pointer to phy_device, or 0 on error
Alex Margineancf640552019-11-25 17:15:12 +0200220 */
221struct phy_device *dm_eth_phy_connect(struct udevice *ethdev);
222
Alex Margineanab8c2a52019-07-12 10:13:50 +0300223/* indicates none of the child buses is selected */
224#define MDIO_MUX_SELECT_NONE -1
225
226/**
227 * struct mdio_mux_ops - MDIO MUX operations
228 *
229 * @select: Selects a child bus
230 * @deselect: Clean up selection. Optional, can be NULL
231 */
232struct mdio_mux_ops {
233 int (*select)(struct udevice *mux, int cur, int sel);
234 int (*deselect)(struct udevice *mux, int sel);
235};
236
237#define mdio_mux_get_ops(dev) ((struct mdio_mux_ops *)(dev)->driver->ops)
238
239#endif