blob: ff537b49a9cce88e36ee5a78f794edb754e4cde5 [file] [log] [blame]
Magnus Lilja4133f652009-06-13 20:50:01 +02001/*
Magnus Lilja4133f652009-06-13 20:50:01 +02002 * (c) 2009 Magnus Lilja <lilja.magnus@gmail.com>
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#ifndef __FSL_NFC_H
24#define __FSL_NFC_H
25
26/*
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020027 * Register map and bit definitions for the Freescale NAND Flash Controller
28 * present in various i.MX devices.
John Rigby4c94c452010-01-26 19:24:17 -070029 *
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020030 * MX31 and MX27 have version 1, which has:
31 * 4 512-byte main buffers and
32 * 4 16-byte spare buffers
33 * to support up to 2K byte pagesize nand.
34 * Reading or writing a 2K page requires 4 FDI/FDO cycles.
John Rigby4c94c452010-01-26 19:24:17 -070035 *
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +020036 * MX25 and MX35 have version 2.1, which has:
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020037 * 8 512-byte main buffers and
38 * 8 64-byte spare buffers
39 * to support up to 4K byte pagesize nand.
40 * Reading or writing a 2K or 4K page requires only 1 FDI/FDO cycle.
41 * Also some of registers are moved and/or changed meaning as seen below.
Magnus Lilja4133f652009-06-13 20:50:01 +020042 */
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020043#if defined(CONFIG_MX27) || defined(CONFIG_MX31)
John Rigby4c94c452010-01-26 19:24:17 -070044#define MXC_NFC_V1
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +020045#define is_mxc_nfc_1() 1
46#define is_mxc_nfc_21() 0
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020047#elif defined(CONFIG_MX25) || defined(CONFIG_MX35)
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +020048#define MXC_NFC_V2_1
49#define is_mxc_nfc_1() 0
50#define is_mxc_nfc_21() 1
John Rigby4c94c452010-01-26 19:24:17 -070051#else
Benoît Thébaudeau27d64532012-08-13 22:50:42 +020052#error "MXC NFC implementation not supported"
John Rigby4c94c452010-01-26 19:24:17 -070053#endif
54
55#if defined(MXC_NFC_V1)
56#define NAND_MXC_NR_BUFS 4
57#define NAND_MXC_SPARE_BUF_SIZE 16
58#define NAND_MXC_REG_OFFSET 0xe00
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020059#define NAND_MXC_2K_MULTI_CYCLE
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +020060#elif defined(MXC_NFC_V2_1)
John Rigby4c94c452010-01-26 19:24:17 -070061#define NAND_MXC_NR_BUFS 8
62#define NAND_MXC_SPARE_BUF_SIZE 64
63#define NAND_MXC_REG_OFFSET 0x1e00
John Rigby4c94c452010-01-26 19:24:17 -070064#endif
Magnus Lilja4133f652009-06-13 20:50:01 +020065
66struct fsl_nfc_regs {
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020067 u8 main_area[NAND_MXC_NR_BUFS][0x200];
68 u8 spare_area[NAND_MXC_NR_BUFS][NAND_MXC_SPARE_BUF_SIZE];
John Rigby4c94c452010-01-26 19:24:17 -070069 /*
70 * reserved size is offset of nfc registers
71 * minus total main and spare sizes
72 */
73 u8 reserved1[NAND_MXC_REG_OFFSET
74 - NAND_MXC_NR_BUFS * (512 + NAND_MXC_SPARE_BUF_SIZE)];
75#if defined(MXC_NFC_V1)
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020076 u16 buf_size;
Magnus Lilja4133f652009-06-13 20:50:01 +020077 u16 reserved2;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020078 u16 buf_addr;
79 u16 flash_addr;
Magnus Lilja4133f652009-06-13 20:50:01 +020080 u16 flash_cmd;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020081 u16 config;
Magnus Lilja4133f652009-06-13 20:50:01 +020082 u16 ecc_status_result;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020083 u16 rsltmain_area;
84 u16 rsltspare_area;
85 u16 wrprot;
86 u16 unlockstart_blkaddr;
87 u16 unlockend_blkaddr;
88 u16 nf_wrprst;
89 u16 config1;
90 u16 config2;
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +020091#elif defined(MXC_NFC_V2_1)
John Rigby4c94c452010-01-26 19:24:17 -070092 u16 reserved2[2];
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020093 u16 buf_addr;
94 u16 flash_addr;
John Rigby4c94c452010-01-26 19:24:17 -070095 u16 flash_cmd;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020096 u16 config;
Benoît Thébaudeaud29aeba2012-08-13 22:49:42 +020097 u32 ecc_status_result;
John Rigby4c94c452010-01-26 19:24:17 -070098 u16 spare_area_size;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +020099 u16 wrprot;
John Rigby4c94c452010-01-26 19:24:17 -0700100 u16 reserved3[2];
Benoît Thébaudeau3f775192012-08-13 22:48:12 +0200101 u16 nf_wrprst;
102 u16 config1;
103 u16 config2;
John Rigby4c94c452010-01-26 19:24:17 -0700104 u16 reserved4;
Benoît Thébaudeau3f775192012-08-13 22:48:12 +0200105 u16 unlockstart_blkaddr;
106 u16 unlockend_blkaddr;
107 u16 unlockstart_blkaddr1;
108 u16 unlockend_blkaddr1;
109 u16 unlockstart_blkaddr2;
110 u16 unlockend_blkaddr2;
111 u16 unlockstart_blkaddr3;
112 u16 unlockend_blkaddr3;
John Rigby4c94c452010-01-26 19:24:17 -0700113#endif
Magnus Lilja4133f652009-06-13 20:50:01 +0200114};
115
116/*
117 * Set INT to 0, FCMD to 1, rest to 0 in NFC_CONFIG2 Register for Command
118 * operation
119 */
120#define NFC_CMD 0x1
121
122/*
123 * Set INT to 0, FADD to 1, rest to 0 in NFC_CONFIG2 Register for Address
124 * operation
125 */
126#define NFC_ADDR 0x2
127
128/*
129 * Set INT to 0, FDI to 1, rest to 0 in NFC_CONFIG2 Register for Input
130 * operation
131 */
132#define NFC_INPUT 0x4
133
134/*
135 * Set INT to 0, FDO to 001, rest to 0 in NFC_CONFIG2 Register for Data
136 * Output operation
137 */
138#define NFC_OUTPUT 0x8
139
140/*
141 * Set INT to 0, FD0 to 010, rest to 0 in NFC_CONFIG2 Register for Read ID
142 * operation
143 */
144#define NFC_ID 0x10
145
146/*
147 * Set INT to 0, FDO to 100, rest to 0 in NFC_CONFIG2 Register for Read
148 * Status operation
149 */
150#define NFC_STATUS 0x20
151
152/*
153 * Set INT to 1, rest to 0 in NFC_CONFIG2 Register for Read Status
154 * operation
155 */
156#define NFC_INT 0x8000
157
Benoît Thébaudeauc5b4eb12012-08-13 22:50:53 +0200158#ifdef MXC_NFC_V2_1
John Rigby4c94c452010-01-26 19:24:17 -0700159#define NFC_4_8N_ECC (1 << 0)
160#endif
Magnus Lilja4133f652009-06-13 20:50:01 +0200161#define NFC_SP_EN (1 << 2)
162#define NFC_ECC_EN (1 << 3)
163#define NFC_INT_MSK (1 << 4)
164#define NFC_BIG (1 << 5)
165#define NFC_RST (1 << 6)
166#define NFC_CE (1 << 7)
167#define NFC_ONE_CYCLE (1 << 8)
Benoît Thébaudeau32ae5b42012-08-13 22:48:26 +0200168#define NFC_FP_INT (1 << 11)
Magnus Lilja4133f652009-06-13 20:50:01 +0200169
170#endif /* __FSL_NFC_H */