blob: 3808257cd07b36450b72b4fb9feb50b6c6a6e388 [file] [log] [blame]
Tom Rini29e05952022-06-10 22:59:35 -04001config FACTORYSET
2 bool
Enrico Letod46260e2024-11-23 17:53:03 +01003
4config DDR_SI_TEST
5 bool "DDR signal integrity test implementations"
Liya Huangc36eebf2025-01-31 08:52:43 +08006 depends on TARGET_CAPRICORN
Enrico Letod46260e2024-11-23 17:53:03 +01007 default y