blob: f48fdfdc45c6553c615b216ca2b78e9f30071216 [file] [log] [blame]
Stefano Babic99a42ed2011-10-07 23:27:34 +00001/*
2 * Porting to u-boot:
3 *
4 * (C) Copyright 2011
5 * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
6 *
7 * Copyright (C) 2008-2009 MontaVista Software Inc.
8 * Copyright (C) 2008-2009 Texas Instruments Inc
9 *
10 * Based on the LCD driver for TI Avalanche processors written by
11 * Ajay Singh and Shalom Hai.
12 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +020013 * SPDX-License-Identifier: GPL-2.0+
Stefano Babic99a42ed2011-10-07 23:27:34 +000014 */
15
16#ifndef DA8XX_FB_H
17#define DA8XX_FB_H
18
19enum panel_type {
Heiko Schocherc30c33e2013-08-03 07:22:48 +020020 QVGA = 0,
21 WVGA
Stefano Babic99a42ed2011-10-07 23:27:34 +000022};
23
24enum panel_shade {
25 MONOCHROME = 0,
26 COLOR_ACTIVE,
27 COLOR_PASSIVE,
28};
29
30enum raster_load_mode {
31 LOAD_DATA = 1,
32 LOAD_PALETTE,
33};
34
35struct display_panel {
36 enum panel_type panel_type; /* QVGA */
37 int max_bpp;
38 int min_bpp;
39 enum panel_shade panel_shade;
40};
41
42struct da8xx_panel {
43 const char name[25]; /* Full name <vendor>_<model> */
44 unsigned short width;
45 unsigned short height;
46 int hfp; /* Horizontal front porch */
47 int hbp; /* Horizontal back porch */
48 int hsw; /* Horizontal Sync Pulse Width */
49 int vfp; /* Vertical front porch */
50 int vbp; /* Vertical back porch */
51 int vsw; /* Vertical Sync Pulse Width */
52 unsigned int pxl_clk; /* Pixel clock */
53 unsigned char invert_pxl_clk; /* Invert Pixel clock */
54};
55
56struct da8xx_lcdc_platform_data {
57 const char manu_name[10];
58 void *controller_data;
59 const char type[25];
60 void (*panel_power_ctrl)(int);
61};
62
63struct lcd_ctrl_config {
64 const struct display_panel *p_disp_panel;
65
66 /* AC Bias Pin Frequency */
67 int ac_bias;
68
69 /* AC Bias Pin Transitions per Interrupt */
70 int ac_bias_intrpt;
71
72 /* DMA burst size */
73 int dma_burst_sz;
74
75 /* Bits per pixel */
76 int bpp;
77
78 /* FIFO DMA Request Delay */
79 int fdd;
80
81 /* TFT Alternative Signal Mapping (Only for active) */
82 unsigned char tft_alt_mode;
83
84 /* 12 Bit Per Pixel (5-6-5) Mode (Only for passive) */
85 unsigned char stn_565_mode;
86
87 /* Mono 8-bit Mode: 1=D0-D7 or 0=D0-D3 */
88 unsigned char mono_8bit_mode;
89
90 /* Invert line clock */
91 unsigned char invert_line_clock;
92
93 /* Invert frame clock */
94 unsigned char invert_frm_clock;
95
96 /* Horizontal and Vertical Sync Edge: 0=rising 1=falling */
97 unsigned char sync_edge;
98
99 /* Horizontal and Vertical Sync: Control: 0=ignore */
100 unsigned char sync_ctrl;
101
102 /* Raster Data Order Select: 1=Most-to-least 0=Least-to-most */
103 unsigned char raster_order;
104};
105
106struct lcd_sync_arg {
107 int back_porch;
108 int front_porch;
109 int pulse_width;
110};
111
112void da8xx_video_init(const struct da8xx_panel *panel, int bits_pixel);
113
114#endif /* ifndef DA8XX_FB_H */